

Applicant(s): Dietz, et al.

Application No.: 10/684,776

Filed: October 14, 2003

Title: METHOD AND APPARATUS FOR MONITORING TRAFFIC IN A NETWORK

Group Art Unit: 2157

Examiner: Moustafa M. Meky

### **DECLARATION UNDER 37 CFR 1.131**

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

### Dear Commissioner:

- 1. I am an inventor of claims 11–59 of the above referenced patent application.
- 2. Claims 11-59 have been rejected under 35 USC 102(e) as anticipated by Muller et al. (U.S. Patent 6,483,804) that has a reference date of March 1, 1999.
- 3. Prior to the reference date of March 1, 1999, I conceived of the invention of claims 11, 29, and 54 shown in the following:
  - Exhibit A0:Directory of documents
  - Exhibit A1: Technically Elite MeterFlow Accelerator Modules System Specification (Document MFASystem.pdf)
  - Exhibit A2: Technically Elite MeterFlow Accelerator Parser Module Specification (Document MFAParser.pdf)
  - Exhibit A3: Technically Elite MeterFlow Accelerator Analyzer Module Specification (Document MFAAnalyze.pdf)
  - Exhibit A4: Protocol Tracking Summary (Document MFAProtocolLayout.pdf)

A copy of each of Exhibits A0 to A4 is attached. The dates on each such copy has been deleted. I confirm that the dates are all prior to March 1, 1999. These exhibits are as follows.

Exhibit A0 is a dated computer directory of documents that describe the design and tests to run the design on real data.

Exhibit A1 is the overall design of the system that implements the method claims 11 and 54, and includes the elements of claim 29.

Exhibit A2 is a detailed design of the parsing/extraction unit that carries out step (b) of claim 11, that corresponds to element (c): the parser subsystem of claim 29, and that carries out the parsing/extraction operations of element (b) of claim 54.

Exhibit A3 is a detailed design of the analyzer that carries out the operations of elements (c), (d), and (e) of method claim 29, that corresponds to elements (d), (e) and (f) unit parsing/extraction unit that carries out carries out the operations of elements (c), (d), and (e) of method claim 54, that corresponds to element (c): the parser subsystem of claim 29, and that carries out the parsing/extraction operations of element (b) of claim 54.

Exhibit A4 is a summary of the protocols that the system can analyze.

Note that Technically Elite was the name of the predecessor of the assignee of the present invention at the time.

- 3. Prior to the reference date of March 1, 1999, I reduced to practice the invention of claims 11, 29, and 54 of the above referenced patent application as shown in the following documents:
  - Exhibit B0 is a dated computer directory of test data and documents used therefore.
  - Exhibit B1: Technically Elite MeterFlow Accelerator Modules Testbench Specification (Document MFATest.pdf in directory of Exhibit A0)
  - Exhibit B2: The first page of file big.cpl.
    - The cpl files (big.cpl, bigfgc3.cpl, bigfgpc.cpl, bigfpayl.cpl, bigfpayl2.cpl, bigfpgrp.cpl, bigfpgrp2.cpl, bigfrag2.cpl, bigfrag2.cpl, output.cpl, Protocols.cpl, short.cpl, shrtfpg2.cpl, shrtfps3.cpl, shrtfps4.cpl, shrtfps5.cpl, shrttunl.cpl) are files for the protocol compiler of all the actual protocols recognized by the system. These files include a description of the parser information for the parser to perform the parsing/extracting operation according to the protocol. They also contain the state processing states for the state operations of elements (d) and (e) of claim 54. The first page of one file is provided.
  - Exhibit B3: The first four pages of a printout of file MFATEST.HEX that contains the actual packets captured by the packet acquisition device described in element (a) of claims 11 and 54, and corresponding to the contents of element (b), the input buffer memory of claim 29. The packet acquisition device for the experiment was a SUN workstation connected to a connection point of a network.
  - Exhibit B4: The file packets.txt that describes the nature of the packets in MFATEST.HEX.
  - Exhibit B5: The contents of files mfaptpkt.txt and mfaptpkt2.txt that are files that contain the elements that were extracted by the parsing/extracting of
  - Exhibit B6: The contents of files mfaptkey.txt and mfaptkey2.txt that are files that contain the keys that were generated from the extracted data (Exhibit B4) and used for looking up the flow-entry database per element (c) of method claims 11 and 54, which are operations carried out by the lookup engine of element (e) of claim 29.

- Exhibit B7: The first four pages of a printout of file MFATEST.TXT that includes the decoded packets that were generated by operation of the method that includes the elements of each of method claims 11 and 54, by an apparatus that includes the elements of claim 29.
- Exhibit B8: Protocol Definition Language (PDL) Reference Guide (the document MFS-PDL-Reference.pdf) that provides a reference to the protocol definition language used in cpl files.
- Exhibit B9: State-based Sub-Classification Overview (document MFS-State-Classification.pdf) that describes the states of some of the protocols that are supported.

The invention functioned for its intended purpose by running the apparatus on a computer, and a program implementing the method on test data that was part of a node of a network.

The above exhibits are each a copy. The date on each copy has been deleted. I confirm that the deleted dates are each prior to March 1, 1999.

Therefore, and in summary, I declare that the inventions of claims 11, 29, and 54 were reduced to practice prior to the reference data of March 1, 1999.

I hereby declare under penalty of perjury under the laws of the United States of America that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Signed

March 1, 2005

Date

Russell S. Dietz

Address for correspondence:

Dov Rosenfeld 5507 College Avenue, Suite 2, Oakland, CA 94618 Tel. 510-547-3378

Fax: +1-510-291-2985; Email:dov@inventek.com

• Exhibit A0:Directory of documents

# Directory of M:\aaa----INVENTEK CLIENTS\Hifn\Patents\APPT-001-1-1 filed Proof of Reductn to Practice\ Hardware Specification\

M:\aaa----INVENTEK\_CLIENTS\Hifn\Patents\APPT-001-1-1 filed Proof of Reductn to Practice Hardware Specification\


MFAAnalyze.pdf	317 KB	04:47:46 AM	a
MFAApp1.pdf	12 KB	05:50:46 AM	а
MFAParser.pdf	124 KB	03:56:18 AM	a
MFAProtocolLayout.pdf	13 KB	09:24:38 AM	a
MFASystem.pdf	93 KB	03:56:50 AM	
MFATest.pdf	18 KB	03:56:26 AM	
MITATESCIDAT			

Total 0 folder(s); 6 file(s)

Total files size: 1 MB; 580 KB; 593910 Bytes

• Exhibit A1: Technically Elite MeterFlow Accelerator Modules System Specification (Document MFASystem.pdf)

# **Technically Elite MeterFlow Accelerator Modules System Specification**



# 1 Introduction

The Technically Elite MeterFlow Accelerator is a set of synthesizable modules designed to do wire speed hardware based application traffic recognition for Fast Ethernet and Gigabit Ethernet. Originally designed for RMON2 network management the MeterFlow Accelerator also allows Layer 3 (Network) through Layer 7 (Application) visibility for switches and routers. The MeterFlow Accelerator poaches the network traffic and builds a "flow" database that is then extracted for further processing. Each flow consists of the information necessary to track the conversation between the two end points of the traffic. This conversation is also characterized and vital statistics counted. The resulting flow database is useful for many applications. Some of these include RMON2 network management, traffic steering, quality of service, security, and service level management.

# 1.1 Technically Elite MeterFlow Accelerator Highlights

- Synthesizable modules written in both the Verilog and VHDL
- Processes up to Gigabit speeds
- Complete traffic data
- State based parallel processing architecture
- Distributes work to eliminate bottlenecks
- Layer 3 network protocols to dynamic transaction oriented applications at Layer 7
- Scalable architecture for any size switch or probe
- Can recognize over 2000 different protocols
- Extensible to new protocols
- Recognizes encapsulations
- Open interface
- Easy to use software tools including protocol compiler and C model



# 2 Overview

The Technically Elite MeterFlow Accelerator Modules System Specification outlines the general system requirements. It provides an overview of how the modules interact with each other and external devices. It also provides guidance for the testing methodology to be used in the verification of the cores.


The Technically Elite network analysis suite consists of three main components. These are the parser, the analyzer and software. The parser works on the information contained in a single packet. The analyzer builds flow information across multiple packets. The software consists of a compiler, a C model and a database of protocol information. The database delineates all the information needed by the parser to recognize the protocols and build the flow key. The database also delineates how each protocol's flow entry should be updated as well as the procedure to recognize multi-packet protocols (state processing). Also included in the module set is a host interface module. This module defines a burst oriented bus interface compatible with the Intel i960. This module can be easily modified to interface to other bus types.

After initialization the network data first goes to the parser. The parser attempts to recognize the various possible protocols in a particular packet. It then builds a flow key data structure that is passed to the analyzer. The analyzer first attempts to find a particular packets related flow in its' database. Then using the information it gathered from previous packets in this flow and the current packets' data it updates the flows' data base entry. Once a flow has been completely recognized, updates consist of gathering statistics. On a regular basis the external system reads the flow data base for further processing.

The parser and analyzer modules are RTL synthesizable modules written in both the Verilog and VHDL hardware description languages. Each major component of the cores has a matching testbench. The testbenches fully exercise the unit under test and provide an automated verification environment. Input stimulus files are automatically generated by the compiler and expected data files are automatically generated by the C model.




# 3 Top Level MeterFlow Accelerator Module Symbol



# 4 Top Level MeterFlow Accelerator Module Pin Descriptions

4.1.1.1	General In	terface Signa	ls
Signal	Dir	Width	Description
Reset_N	IN	1	Reset - active low.  When this signal is active the module sets it's registers to their default condition and suspends operation. It will only respond to host access cycles. The DataPort interface will keep DPReady_N active to avoid problems for the external circuitry.
MCLK	IN	1	Module Clock. All internal and external transfers except for memory transfers are synchronized by this signal.



4.1.1.2	Memory In	terface	
Signal	Dir	Width	Description
MemClkIn	IN	1	Memory clock in.
			This signal is used to generate the memory interface timing.
MemRAS_N	OUT	2	Memory Row Address Strobe bus – active low.
MemCAS_N	OUT	4	Memory Column Address Strobe bus- active low.
MemClkEn	OUT	1	Memory Clock Enable.
			Some memories require this signal to be disabled for a certain amount of time after reset.
MemClkOut	OUT	1	Memory Clock Out.
			This signal is used by synchronous memory for all
			operations. MemClkIn is buffered and sent out on this pin.
		ļ	This helps reduce skew between this clock and the other
			signals.
MemWR_N	OUT	1	Memory Write – active low.
MemBA	OUT	1	Memory Bank Address.
			Used by multi-bank memory to select the bank the current
			operation is to operate on.
MemDSF	OUT	1	Memory Special Function select.
MemByteEn_N	OUT	8	Memory Byte Enable bus- active low.
MemAddress	OUT	12	Memory Address bus.
MemDataIn	IN	64	Memory Data Input bus.
MemDataOut	OUT	64	Memory Data Output bus.
MemDirRead	OUT	1	Memory Data bus Direction is Read.
		İ	This signal is used to control the tri-state enable on the
	į		bidirectional memory data bus. If MemDirRead is active
	!	1	data is coming into the module from the memory. If it is
	:	ĺ	inactive the module is driving data out to the memory.



4.1.1.3 I	Iost Interi	face Signals	
Signal	Dir	Width	Description
HostModSel_N	IN	1	Host interface Module Select - active low.  HostModSel_N is sampled on the rising edge of MCLK. If it is active, it signifies that the external host is attempting to access the module.
HostWrite	IN	1	Write. Write is sampled on the rising edge of MCLK. This signal is only valid when HostModSel_N is active. If this signal is active, the host is attempting to write to the module. Inactive this signal sign signifies a read from the module. It should also be used to control the direction of the host data bus if it is bidirectional.
HostBlast_N	IN	1	Burst Last – active low.  HostBlast_N is sampled on the rising edge of MCLK.  HostBlast_N tells the module that the current transfer is the last transfer in this burst.
HostWait_N	IN	1	Wait – active low.  HostWait_N is sampled on the rising edge of MCLK. The host asserts HostWait_N when it wishes to slow transfers between itself and the module. This could also be used by additional interface logic to slow transfers so it can multiplex the bus down to a smaller size without additional FIFOs. If wait is active, HostReady_N is blocked.
HostReady_N	OUT	1	Ready – active low.  HostReady_N should be sampled on the rising edge of MCLK. The module returns HostReady_N when the current cycle is completed. For a write operation, HostReady_N means that the HostDataIn bus has been latched. For a read operation HostReady_N means that the requested data is on the HostDataOut bus and is valid. HostReady_N is blocked by HostWait_N.
HostAddress	IN	23	Host Address bus. HostAddress is sampled on the rising edge of MCLK if HostModSel_N is active. This bus defines the first address in this burst to access in the 64 Megabyte address space of the module. See Section x.x.x for the Address Utilization Map.
HostByteEn_N	IN	8	Host Byte Enable bus – Active low.  HostWait_N is sampled on the rising edge of MCLK.
HostDataIn	IN	64	Host Data Input bus.  HostDataIn is sampled on the rising edge of MCLK if HostWrite is active and HostWait_N is inactive.
HostDataOut	OUT	64	Host Data Output bus.  HostDataOut should be sampled on the rising edge of MCLK. Data on this bus is valid during a read cycle when HostReady_N is active.




4.1.1.4 D	ata Port I	Interface	
Signal	Dir	Width	Description
DPPacketDelim	IN	1	Data Port Packet Delimiter.  This signal should be driven active when the external logic wants to send a packet to the module. <b>DPPacketDelim</b> should remain active during the entire packet transfer. <b>DPPacketDelim</b> must go inactive for one clock between packets.
DPDataStb_N	IN	1	Data Port Data Strobe.  When active, this signal tells the module that data on the DPData bus is valid. If DPReady_N was inactive at the end of the previous cycle, DPDataStb_N should not be driven active. If DPReady_N goes inactive in the same cycle as DPDataStb_N, then the module will latch the incoming data so that no data is lost.
DPKillPkt_N	IN	1	Data Port Kill Packet.  If this signal becomes active while <b>DPPacketDelim</b> is active, the module will attempt to stop processing the current packet and flush it's input FIFO. If however, parsing of the packet is completed, the packet will not be able to be recalled. This should only be a problem in a 'cut through' implementation.
DPReady_N	OUT	1	Data Port Ready – active low.  This signal when driven active means that the module can accept new data. If however the modules' input FIFO is filled, <b>DPReady_N</b> will be driven inactive. To prevent overruns, <b>DPReady_N</b> will go inactive when the module can actually accept one more data transfer.
DPData	IN	32	Data Port Data bus.

# 5 MeterFlow Accelerator Modules Block Diagrams

The following page is the top level block diagram for the MeterFlow Accelerator Module.








# 6 Description of Modules and Software

### 6.1 Parser Module

# 6.1.1 Parser Module Highlights

- Builds key and payload data structure for analyzer (flow key)
- Scaleable protocol pattern recognition engine
- Supports from 1 to 2048 simultaneous unique protocol patterns
- At 62.5 MegaHertz can process up to 1.5 MegaPackets per second
- Accepts protocol database output from MeterFlow compiler

### 6.1.2 Parser Module Symbol



### 6.1.3 Parser Module Description

The parser module consist of two main sub-modules. These are the pattern recognition engine and the slicer. The parser module pouches the network data through the DataPort interface. The data is first processed by the pattern recognition engine. This engine consists of a database and a comparison engine. The database can reside in ROM or RAM. If the database is in a RAM the parser can be programmed to recognize new protocols or a different set of protocols.

The set of specified protocols defines a tree of linked nodes. Each protocol is either a parent node or a terminal node. A protocol is a parent node if it links to other protocols that can be contained in it. For example IP is a parent to UDP. As each protocol is recognized, the pattern recognition engine emits a unique protocol identifier. It also emits a process code that the slicer uses to build the flow key.


The slicer extracts information from the packet to build the flow key. For example, it will extract the source and destination addresses from the packet and pack them into the flow key data structure. It may also process certain parts of the packet to speed up flow processing performed by the analyzer. It will build a hash value from certain parts of the packet to speed looking up the flow in the analyzers' database.



# 6.1.4 Parser Module Pin Descriptions

6.1.4.1 General Interface Signals				
Signal	Dir	Width	Description	
Reset_N	IN	1	Reset - active low.  When this signal is active the parser sets it's registers to their default condition and suspends operation. It will only respond to host access cycles. The DataPort interface will keep <b>DPReady_N</b> active to avoid problems for the external circuitry.	
MCLK	IN	1	Module Clock. All internal and external transfers except for memory transfers are synchronized by this signal.	

6.1.4.2 A	nalyzer I	nterface	
Signal	Dir	Width	Description
AnalyzerReady	IN	1	Analyzer Ready.  This signal tells the parser that the analyzer can accept data.
ParserKeyDelim	OUT	1	Parser Key Delimiter. The ParserKeyDelim signal becomes active when the first quadword of a new key is ready to transfer to the analyzer. It goes inactive when the last quadword of the key is transferred.
ParserDataAvail	OUT	1	Parser Data Available.  If this signal is active the data on the ParserData bus is valid.
ParserData	OUT	64	Parser Data bus.



# **CONFIDENTIAL**

6.1.4.3 D	ata Port I	nterface	
Signal	Dir	Width	Description
DPPacketDelim	IN	1	Data Port Packet Delimiter.  This signal should be driven active when the external logic wants to send a packet to the parser. <b>DPPacketDelim</b> should remain active during the entire packet transfer. <b>DPPacketDelim</b> must go inactive for one clock between packets.
DPDataStb_N	IN	1	Data Port Data Strobe.  When active, this signal tells the parser that data on the DPData bus is valid. If DPReady_N was inactive at the end of the previous cycle, DPDataStb_N should not be driven active. If DPReady_N goes inactive in the same cycle as DPDataStb_N, then the parser will latch the incoming data so that no data is lost.
DPKillPkt_N	IN .	1	Data Port Kill Packet.  If this signal becomes active while <b>DPPacketDelim</b> is active, the parser will attempt to stop processing the current packet and flush it's input FIFO. If however, parsing of the packet is completed, the packet will not be able to be recalled. This should only be a problem in a 'cut through' implementation.
DPReady_N	OUT	1	Data Port Ready – active low. This signal when driven active means that the parser can accept new data. If however the parser's input FIFO is filled, DPReady_N will be driven inactive. To prevent overruns, DPReady_N will go inactive when the parser can actually accept one more data transfer.
DPData	IN	32	Data Port Data bus.



6.1.4.4 He	ost Interi	face Signals	
Signal	Dir	Width	Description
ParserSel_N	IN	1	Parser Select - active low.
			ParserSel_N is sampled on the rising edge of MCLK. If it
			is active, it signifies that the external host is attempting to
		ļ	access the parser.
HostWrite	IN	1	Write.
			Write is sampled on the rising edge of MCLK. This signal
			is only valid when ParserSel_N is active. If this signal is
			active, the host is attempting to write to the parser. Inactive
YY	727	ļ	this signal sign signifies a read from the parser.
HostBlast_N	IN	1	Burst Last – active low.
			HostBlast_N is sampled on the rising edge of MCLK.
			HostBlast_N tells the parser that the current transfer is the
TV .457 ** 3.1	737		last transfer in this burst.
HostWait_N	IN	1	Wait – active low.
			HostWait_N is sampled on the rising edge of MCLK. The
			host asserts <b>HostWait_N</b> when it wishes to slow transfers
D II (D ) N	OUT	1	between itself and the parser.
ParHostReady_N	OUT	1	Parser to Host Ready – active low.
			ParHostReady_N should be sampled on the rising edge of
			MCLK. The parser returns ParHostReady_N when the
			current cycle is completed. For a write operation,
			ParHostReady_N means that the HostDataIn bus has been
			latched. For a read operation ParHostReady_N means that
			the requested data is on the ParHostDataOut bus and is
HostAddress	IN	12	valid. ParHostReady_N is blocked by HostWait_N.
HostAddress	IN	13	Host Address bus.
			HostAddress is sampled on the rising edge of MCLK if
		İ	ParserSel_N is active. This bus defines the first address in
			this burst to access in the 64 Kilobyte address space of the
II. AD. A. D. N	INT	<u> </u>	Parser. See Section x.x.x for the Address Utilization Map.
HostByteEn_N	IN	8	Host Byte Enable bus – Active low.
HostDataIn	IN	64	Host Date Input has
HostDataili	1114	04	Host Data Input bus.  HostDataIn is sampled on the rising edge of MCLK if
			HostWrite is active and HostWait_N is inactive.
ParHostDataOut	OUT	64	ParserHost Data Output bus.
i ai iiusiDataOut	1001	04	ParHostDataOut should be sampled on the rising edge of
	:		MCLK. Data on this bus is valid during a read cycle when
	:		ParHostReady_N is active.
	<u>i</u>		I al Hosticauy_11 is active.




# 6.2 Analyzer Module

### 6.2.1 Analyzer Module Highlights

- "Flexible" Rule-based Traffic Classification
- State-based Tracking of Traffic
- Multiple Packets for Layer Processing
- Internal Cache and Memory Controller (32 64KB)
- Direct High Bandwidth (64 bit) Memory Interface
- Up to 16MB of memory (75K Flows)
- SG/SDRAM Support
- Programmable Rules/State Engine
- Selectable Protocols in Flows
- Future Protocols Support
- Scalable System Design

# 6.2.2 Analyzer Module Symbol



### 6.2.3 Analyzer Module Description

The analyzer module consists of the flow lookup engine, the flow insertion/deletetion engine, the simple rules engine, the complex rules engine, the caching memory controller, the host update controller and the process synchronizer. Each of these sub-modules work in parallel to create and update flows.

As a flow key enters the analyzer, the lookup engine attempts to find it in the flow database. If the flow exists, the lookup engine retrieves the flow from the caching memory controller. It then makes a decision based on the state information included in the flow entry to either send it to the simple rules engine, the complex rules engine or to update the flow entry itself. This updating consists of adding values to counters in the flow database entry. If a flow does not exist, the flow key is sent to the flow insertion/deletetion engine which adds the flow to the database. Based on the flow key information the flow insertion/deletetion engine may be also send the new flow to one of the rules engines for processing.

The simple rules engine updates the flow based on the current state and the flow key information. The complex rules engine processes multi packet protocol recognition. It may have to search through a series of possible states to determine the flow's actual state. The result of the complex engine's processing is a consolidated flow entry. For example, a PointCast session will open multiple conversations that on a packet by packet basis look like separate flows. Since each conversation is merely a subflow under the PointCast master flow, a single flow that consolidates all of the information for the flow is desired.

The caching memory controller can be setup to work with various configurations of SDRAM or SGRAM. It uses it's cache to optimize memory bandwidth. On a typical network the packets will have a certain amount of congruity. This means that the cache can have a high hit rate.

### 6.2.4 Analyzer Module Pin Out

6.2.4.1	General In	terface Signa	ls
Signal	Dir	Width	Description
Reset_N	IN	1	Reset - active low.  When this signal is active the analyzer sets it's registers to their default condition and suspends operation. It will only respond to host access cycles.
MCLK	IN	1	Module Clock. All internal and external transfers except for memory transfers are synchronized by this signal.



# **CONFIDENTIAL**

6.2.4.2 N	Memory In	terface	
Signal	Dir	Width	Description
MemClkIn	IN	1	Memory clock in.
			This signal is used to generate the memory interface timing.
MemRAS_N	OUT	2	Memory Row Address Strobe bus – active low.
MemCAS_N	OUT	4	Memory Column Address Strobe bus- active low.
MemClkEn	OUT	1	Memory Clock Enable.
			Some memories require this signal to be disabled for a certain amount of time after reset.
MemClkOut	OUT	1	Memory Clock Out.
Memcikout	001	1	This signal is used by synchronous memory for all
			operations. <b>MemClkIn</b> is buffered and sent out on this pin.
			This helps reduce skew between this clock and the other
			signals.
MemWR_N	OUT	1	Memory Write – active low.
MemBA	OUT	1	Memory Bank Address.
!			Used by multi-bank memory to select the bank the current
			operation is to operate on.
MemDSF	OUT	1	Memory Special Function select.
MemByteEn_N	OUT	8	Memory Byte Enable bus- active low.
MemAddress	OUT	12	Memory Address bus.
MemDataIn	IN	64	Memory Data Input bus.
MemDataOut	OUT	64	Memory Data Output bus.
MemDirRead	OUT	1	Memory Data bus Direction is Read.
			This signal is used to control the tri-state enable on the
			bidirectional memory data bus. If MemDirRead is active
	!		data is coming into the analyzer from the memory. If it is
			inactive the analyzer is driving data out to the memory.

6.2.4.3 Ho	st Interf	ace Signals	
Signal	Dir	Width	Description
AnalyzerSel_N	IN	1	Host interface Analyzer Select - active low.  AnalyzerSel_N is sampled on the rising edge of MCLK. If it is active, it signifies that the external host is attempting to access the analyzer.
HostWrite	IN	1	Write. Write is sampled on the rising edge of MCLK. This signal is only valid when AnalyzerSel_N is active. If this signal is active, the host is attempting to write to the analyzer. Inactive this signal sign signifies a read from the analyzer. It should also be used to control the direction of the host data bus if it is bidirectional.
HostBlast_N	IN	1	Burst Last – active low.  HostBlast_N is sampled on the rising edge of MCLK.  HostBlast_N tells the analyzer that the current transfer is the last transfer in this burst.
HostWait_N	IN		Wait – active low.  HostWait_N is sampled on the rising edge of MCLK. The host asserts HostWait_N when it wishes to slow transfers between itself and the analyzer. This could also be used by additional interface logic to slow transfers so it can multiplex the bus down to a smaller size without additional FIFOs. If wait is active, HostReady_N is blocked.
AnaHostReady_N	OUT	1	Analyzer to Host Ready – active low.  AnaHostReady _N should be sampled on the rising edge of MCLK. The analyzer returns AnaHostReady _N when the current cycle is completed. For a write operation,  AnaHostReady _N means that the HostDataIn bus has been latched. For a read operation AnaHostReady _N means that the requested data is on the HostDataOut bus and is valid. AnaHostReady _N is blocked by HostWait_N.
HostAddress	IN	22	Host Address bus. HostAddress is sampled on the rising edge of MCLK if AnalizerSel_N is active. This bus defines the first address in this burst to access in the 32 Megabyte address space of the analyzer. See Section x.x.x for the Address Utilization Map.
HostByteEn_N	IN	8	Host Byte Enable bus – Active low.  HostWait_N is sampled on the rising edge of MCLK.
HostDataIn	IN	64	Host Data Input bus.  HostDataIn is sampled on the rising edge of MCLK if  HostWrite is active and HostWait_N is inactive.
AnaHostDataOut	OUT	64	Analyzer Host Data Output bus.  AnaHostDataOut should be sampled on the rising edge of MCLK. Data on this bus is valid during a read cycle when AnaHostReady _N is active.




6.2.4.4 Pa	arser Inte	rface	
Signal	Dir	Width	Description
AnalyzerReady	OUT	1	Analyzer Ready. This signal tells the parser that the analyzer can accept data.
ParserKeyDelim	IN	1	Parser Key Delimiter. The ParserKeyDelim signal becomes active when the first quadword of a new key is ready to transfer to the analyzer. It goes inactive when the last quadword of the key is transferred.
ParserDataAvail	IN	1	Parser Data Available. If this signal is active the data on the ParserData bus is valid.
ParserData	IN	64	Parser Data bus.

# 6.3 Host Interface Module

# 6.3.1 Host Interface Module Highlights

- i960 style burst interface
- Easily modified for connection to other buses

### 6.3.2 Host Interface Symbol



### 6.3.3 Host Interface Module Description

The Host Interface module contains the host data multiplexer to select either the parser or the analyzer data bus. It also decodes the host address to create ParserSel\_N or AanlyzerSel\_N.

### 6.3.4 Host Interface Module Pin Out

6.3.4.1	General In	terface Signa	ls
Signal	Dir	Width	Description
Reset_N	IN	1	Reset - active low.  When this signal is active the analyzer sets it's registers to their default condition and suspends operation. It will only respond to host access cycles.
MCLK	IN	1	Module Clock. All internal and external transfers except for memory transfers are synchronized by this signal.



6.3.4.2 Ho	st Interf	ace Signals	
Signal	Dir	Width	Description
AnalyzerSel_N	OUT	1	Host interface Analyzer Select - active low.  AnalyzerSel_N is sampled on the rising edge of MCLK. If it is active, it signifies that the external host is attempting to access the analyzer.
ParserSel_N	OUT	1	Parser Select - active low.  ParserSel_N is sampled on the rising edge of MCLK. If it is active, it signifies that the external host is attempting to access the parser.
HostBlast_N	IN	1	Burst Last – active low.  HostBlast_N is sampled on the rising edge of MCLK.  HostBlast_N tells the analyzer that the current transfer is the last transfer in this burst.
HostWait_N	IN	1	Wait – active low.  HostWait_N is sampled on the rising edge of MCLK. The host asserts HostWait_N when it wishes to slow transfers between itself and the analyzer. This could also be used by additional interface logic to slow transfers so it can multiplex the bus down to a smaller size without additional FIFOs. If wait is active, HostReady_N is blocked.
AnaHostReady_N	IN	1	Analyzer to Host Ready – active low.  AnaHostReady _N should be sampled on the rising edge of MCLK. The analyzer returns AnaHostReady _N when the current cycle is completed. For a write operation,  AnaHostReady _N means that the HostDataIn bus has been latched. For a read operation AnaHostReady _N means that the requested data is on the HostDataOut bus and is valid. AnaHostReady _N is blocked by HostWait_N.
ParHostReady_N	IN	1	Parser to Host Ready – active low.  ParHostReady_N should be sampled on the rising edge of MCLK. The parser returns ParHostReady_N when the current cycle is completed. For a write operation,  ParHostReady_N means that the HostDataIn bus has been latched. For a read operation ParHostReady_N means that the requested data is on the ParHostDataOut bus and is valid. ParHostReady_N is blocked by HostWait_N.
HostReady_N	OUT	1	Ready – active low.  HostReady_N should be sampled on the rising edge of MCLK. The module returns HostReady_N when the current cycle is completed. For a write operation, HostReady_N means that the HostDataIn bus has been latched. For a read operation HostReady_N means that the requested data is on the HostDataOut bus and is valid. HostReady_N is blocked by HostWait_N.
HostAddress	IN	23	Host Address bus. HostAddress is sampled on the rising edge of MCLK if AnalizerSel_N is active. This bus defines the first address in this burst to access in the 64 Megabyte address space of the analyzer. See Section x.x.x for the Address Utilization Map.



# **Technically Elite**

# **CONFIDENTIAL**

AnaHostDataOut	IN	64	Analyzer Host Data Output bus.  AnaHostDataOut should be sampled on the rising edge of MCLK. Data on this bus is valid during a read cycle when AnaHostReady _N is active.
ParHostDataOut	IN	64	ParserHost Data Output bus.  ParHostDataOut should be sampled on the rising edge of MCLK. Data on this bus is valid during a read cycle when ParHostReady_N is active.
HostDataOut	OUT	64	Host Data Output bus.  HostDataOut should be sampled on the rising edge of MCLK. Data on this bus is valid during a read cycle when HostReady_N is active.



# 6.4 MeterFlow Compiler

### 6.4.1 MeterFlow Compiler Highlights

- ANSI compatible C implementation
- Simple Packet Description Language
- Technically Elite supplied Packet Description Language files for all common protocols
- Any or all protocols can be included
- Automatically generates parser module pattern recognition database
- Automatically generates slicer instructions
- Automatically generates unique protocol identifiers for use throughout system
- Automatically generates analyzer programming
- Automatically generates test input stimulus

# 6.4.2 MeterFlow Compiler Description

The MeterFlow Compiler generates all the information needed to program the MeterFlow accelerator. It's input is a set of files that define the protocols to recognize and the target system. It can also be used by the engineer to define the size of the databases required to support a certain set of protocols. The output of the compiler is a set of files used to program each part of the MeterFlow Accelerator.

The compiler first reads the protocol definition files defined in the protocol list file and creates a tree defining each protocols relationship to the others. Protocols with the same name are assumed to be the same. For example, FTP under UDP and TCP are condensed into a single entry linked to both parent protocols. The compiler then reads the hardware definition file or uses a default maximum definition. It then searches the protocol space to find a solution. If a solution is found that fits into the hardware constraints, the compiler outputs database in a form that can be loaded into either the testbenches, the C model, or the hardware.


If the t option is selected, the compiler will generate an input stimulus file for the testbenches. This file contains a series of packets one for each protocol in the protocol list.

### 6.4.3 MeterFlow Compiler Invocation

MFC <options>

### **6.4.3.1** Options

Option	Name	Description
i < filename>	Protocol list filename	The protocol list file contains the names of each protocol to be included in this run. The default is MeterFlow.pl. The names must match the filename prefix of the protocol definition language file associated with that protocol. For example, if the TCP protocol is to be included, and the file is called TCP.PDL, the protocol list file should contain the line:  I TCP;  If the children of TCP are to be included they can be added automatically by replacing the above line with:  I TCP c;  Child protocols can be excluded by the following line as a example:  E FTP;



# **Technically Elite**

# **CONFIDENTIAL**

o <prefix></prefix>	Output file prefix	The output file prefix allows the user to change the start of the filename of the output files. The default is MeterFlow.
d <filename></filename>	Hardware definition filename	This input file is used by the compiler to constrain processing to the available hardware resources. If the compiler cannot find a solution at the effort level it will output a set of files with the best solution it found and report an error.
e <n></n>	Effort	N is a number from 1 to 5. The default is 3. An effort level of 5 tells the compiler to exhaust the search space.
t	Generate input stimulus file	This option generates a file that can be run through the C model to generate expected output data. Then both files can be run through the testbenches for automated testing of the modules.

# 6.5 MeterFlow C Model

# 6.5.1 MeterFlow C Model Highlights

- ANSI compatible C implementation
- Models the MeterFlow Accelerator modules
- Outputs expected data for the testbenches
- Excepts the same input files as the testbenches

### 6.5.2 MeterFlow C Model Description

The MeterFlow C Model reads the same files used by the modules and emulates them. It is used to generate expected data for the automated testbenches included with the modules.

# 6.5.3 MeterFlow C Model Invocation


MCM <options>

# **6.5.3.1** Options

Option	Name	Description
i < filename>	Input filename prefix	The input file prefix allows the user to change the start of the filename of the input files. The default is MeterFlow.
o <prefix></prefix>	Output file prefix	The output file prefix allows the user to change the start of the filename of the output files. The default is MeterFlow.
d <filename></filename>	Hardware definition filename	This input file is used by the C model to emulate the available hardware resources.

# 7 MeterFlow Accelerator Single Chip Implementation Top Level Schematic





• Exhibit A2: Technically Elite MeterFlow Accelerator Parser Module Specification (Document MFAParser.pdf)

# Technically Elite MeterFlow Accelerator Parser Module Specification

# Not For External Release!

Revision	History			
Version	Date		Description	· · · · · · · · · · · · · · · · · · ·
0.9	<b>-</b>	First release		
1.0		Rev 1		

# 0 Table of Contents

U Table of Contents	2
1 Introduction	5
2 Technically Elite MeterFlow Accelerator Parser Module Highlights	5
3 Architectural Overview	
3.1 Bandwidth requirements	0
3.2 Architectural Block Diagram.	/
4 Top Level MeterFlow Accelerator Parser Module Symbol	8
5 MeterFlow Accelerator Parser Module Ton Level Pin Descriptions	9
The state of the second st	10
The state of the s	10
	10
Datas of interface	11
8	12
6 MeterFlow Accelerator Parser Module Top Level VHDL Entity	13
7 MeterFlow Accelerator Parser Module Top Level Verilog Module	13
o Meter-riow Accelerator Parser Module Top Level Schematic	16
9 Parser Module Constants Files	17
9.1 Parser module Verilog Constants File – ParserConstants, v	17
9.2 Parser module VHDL Constants File – ParserConstants.vhd	17
10 Sub-module Descriptions	1.8
10.1 Pattern Recognition Engine Sub-module – PRE	18
10.1.1 Symbol	18
10.1.2 Highlights	18
10.1.3 Description	18
10.1.4 Search Algorithm Psuedo-code	10
10.1.5 Implementation Information	10
10.1.5.1 Database Word Definition	10
10.1.6 File Names	10
10.1.7 Pin Descriptions	18
10.1.7.1 General Interface Signals	19
10.1.7.2 Slicer Interface	. 19
10.1.7.3 CPU Interface MUX Interface	19
	. 19
First water and the contract of the contract o	. 19
	19
2.0.2 Date module	21
***************************************	. 21
	. 21
The state of the position in the position in the position in the state of the position in the	. 21
	. 21
	. 21
10.2.5 Pin Descriptions	. 22
10.2.5.1 General Interface Signals	. 22
10.2.5.2 Parser Input Buffer Interface	22
10.2.5.3 Parser Output Buffer Interface	. 22
10.2.3.4 CPU Interface MUX Interface	. 2.2
10.2.5.5 Pattern Recognition Engine Interface	. 22
10.2.5.6 Analyzer Interface Control Interface	. 24
10.2.6 Verilog Module	. 24

10.3 Pat	tern Recognition Database Sub-module DDD	
10.3.1	tern Recognition Database Sub-module - PRD	25
10.3.1	Symbol	25
10.3.2	Highlights	25
10.3.4	Description	25
10.3.4	Implementation Information	25
10.3.5	File Names	25
10.3.6	Pin Descriptions	25
10.3.7		25
	Verilog Module	25
10.4 516	cer Instruction Database Sub-module -SID	26
	Symbol	26
10.4.2	Highlights	26
10.4.3	Description	26
10.4.4	Implementation Information	26
10.4.5	File Names	26
10.4.6	Pin Descriptions	26
10.4.6		26
10.4.7	Verilog Module	26
10.5 CP	U Interface MUX and Control Register Sub-module - CMC	28
10.5.1	Symbol	28
10.5.2	Description	28
10.5.3	File Names	28
10.5.4	Pin Descriptions	28
10.5.4	.1 General Interface Signals	. 28
10.5.4	.2 Slicer Instruction Database Interface	28
10.5.4	.3 Pattern Recognition Database Interface	28
10.5.4	.4 Slicer Interface	29
10.5.4	.5 Pattern Recognition Engine Interface	29
10.5.4	.6 Host Interface Signals	20
10.5.5	Verilog Module	. 27 30
10.6 Pars	ser Input Buffer Sub-module – PIB	30
10.6.1	Symbol	32
10.6.2	Highlights	. 32
10.6.3	Description	. 32
10.6.4	Implementation Information	. 32
10.6.5	File Names	. 32
10.6.6	Pin Descriptions	. 33
10.6.6	1 General Interface Signals	. 33
10.6.6	2 DataPort Interface	. 33
10.6.6		. 33
10.6.6	4 Pattern Recognition Engine Interface	. 33
10.6.6.	5 Slicer Interface	. 33
10.6.7	Verilog Module	. 34
	Verilog Moduleer Output Buffer Sub-module - POB	. 34
10.7.1	Symbol	36
10.7.1	Symbol	. 36
10.7.2	Highlights	36
10.7.3	Description	36
10.7.4	Implementation Information	.36
10.7.5	File Names	36
10.7.6	Pin Descriptions	37
10.7.6.	2.3	37
10.7.6.		37
10.7.6.	, and the second	
10.7.0.	4 Analyzer Interface	27

# **Technically Elite**

# **CONFIDENTIAL**

10.7.7	Verilog Module	30
10.8 Da	taPort Interface Control Sub-module - DPIC	36
10.8.1	Symbol	
10.8.2	Description	39
10.8.3	Description	39
10.8.4	Implementation Information	39
10.8.4	File Names	39
10.8.3	Pin Descriptions	39
		39
10.8.		39
10.8.	- meet appet butter Attortage minimum	40
10.8.		40
10.8.6	Verilog Module	40
10.9 An	alyzer Interface Control Sub-module -AIC	42
10.9.1	Symbol	42
10.9.2	Description	42
10.9.3	Implementation Information	42
10.9.4	File Names	42
10.9.5	Pin Descriptions	42
10.9.	5.1 General Interface Signals	42
10.9.	5.2 Analyzer Interface	42
10.9.5		42
10.9.5	5.4 Parser Output Buffer Interface	/3
1096	Verilog Module	



# 1 Introduction

This document is designed to be the repository for all information related to the MeterFlow Accelerator Parser Module. This specification is designed to provide the engineer with enough information to fully implement the module. There will be revisions during and after the implementation process that will be reflected in this document.

Each part of this specification describes a different aspect of the module. It concentrates on the interfaces between the parser module and the other parts of the system. The other parts of the system include the analyzer module, the host interface module and importantly the software that models, programs and tests the system The key to a successful implementation is the interfaces between modules and between submodule and sub-module. Each interface is described in detail. Any changes to the interfaces may affect the entire module and even the entire system. Care must be taken that each interface is understood completely before implementation is begun.

# 2 Technically Elite MeterFlow Accelerator Parser Module Highlights

- Synthesizable modules written in both the Verilog and VHDL
- Scalable architecture for any size switch or probe
- Can recognize over 2000 different protocols
- Extensible to new protocols
- Recognizes encapsulations
- Builds key and payload data structure for analyzer (flow key)
- Scaleable protocol pattern recognition engine
- At 62.5 MegaHertz can process up to 1.5 MegaPackets per second
- Accepts protocol database output from MeterFlow compiler

# 3 Architectural Overview

The parser module consist of two main sub-modules. These are the pattern recognition engine (PRE) and the slicer. The PRE analyzes the packet and the slicer builds the flow key from the packet and instructions from the pattern recognition engine. The parser has been split into two parts for several reasons. First and foremost, the split correctly partitions the functions to allow maximum reuse of silicon across the over two thousand protocols that can be supported. Another advantage of the split architecture is that the compiler can analyze the three dimensional space occupied by the offset, level, and pattern data of the specified protocols and compact the databases used in the parser module. The set of specified protocols defines a tree of linked nodes. Each protocol is either a parent node or a terminal node. A protocol is a parent node if it links to other protocols that can be contained in it. For example IP is a parent to UDP. Protocols can be the children of several parents. If a unique node was generated for each of the possible parent/child trees, the database would explode exponentially. Instead, child nodes are shared among multiple parents thus compacting the database.. Finally the PRE can be used on it's own when only protocol recognition is required.

The parser module pouches the network data through the DataPort interface. The data is first processed by the pattern recognition engine. This engine consists of a comparison engine and a database. The comparison engine has a first stage that checks the protocol type field to determine if it is an 802.3 packet and the field should be treated as a length. If it is not a length, the protocol is checked in the second stage. This is the only protocol level that is not programmable. This is because the detection of the protocol at this level is simple and well defined. It is implemented with partial CAMs that return a node identifier if hit. This second stage has two full sixteen bit CAMs defined for future protocol additions. After this detection is completed the engine initializes Current Offset Pointer (COP) to the next part of the packet that needs to be checked. The node identifier from the previous stage and the data pointed to by the COP are used by the PRE to lookup an entry in the database. As each protocol is recognized, the pattern recognition engine emits a unique protocol identifier. It also emits a process code that the slicer uses to build the flow key. This process is repeated until the node identifier's Terminal bit is set. At that point the PRE has completely recognized the protocols in the packet and readies itself for the next packet.

The slicer extracts information from the packet to build the flow key. For example, it will extract the source and destination addresses from the packet and pack them into the flow key data structure. It may also process certain parts of the packet to speed up flow processing performed by the analyzer. It will build a hash value from certain parts of the packet to speed looking up the flow in the analyzers' database. The slicer transfers data from it's input Buffer to it's output Buffer based on the sequence of instructions in it's instruction database. When the PRE recognizes a protocol it outputs both the protocol identifier and a process code to the slicer. The protocol identifier is added to the flow key and the process code is used to fetch the first instruction from the instruction database. Instructions consist an operation code and usually source and destination offsets as well as a length. The offsets and length are in bytes. A typical operation is the MOVE instruction. This instruction tells the slicer to copy n bytes data unmodified from the input Buffer to the output Buffer. The slicer contains a byte-wise barrel shifter so that the bytes moved can be packed into the flow key. The slicer contains another instruction called HASH. This instruction tells the slicer to copy from the input Buffer to the HASH generator. The result from the HASH generator is always written into the first two bytes of the flow key. It is used to accelerate the lookup of the flow in the analyzers flow database. Once the flow key is completed, the slicer transfers it to the analyzer for further processing.

The parser module databases can reside in ROM or RAM. If the databases are in a RAM the parser can be programmed to recognize new protocols or a different set of protocols.



# **Technically Elite**

# CONFIDENTIAL


# 3.1 Bandwidth requirements

The target throughput for the MeterFlow Accelerator running at 62.5 Megahertz is 1.5 million packets per second (PPS). This is the sustained maximum throughput of a single Gigabit channel. At this rate the parser module has 41.6 cycles to process each packet. In order to reduce the need for front end buffering external to the parser module, the architecture has been designed to complete the protocol recognition generation in no more than 36 cycles. Since there could be up to 12 different protocols in each to be processed, the parser module has been designed to average three cycles per protocol. This is the very worst case because a packet that has twelve levels of protocols in it will most likely be much larger than the minimum packet size. This can be used as to advantage again in the reduction of external buffering. The slicer must also complete the flow key generation within 36 cycles to keep the system in balance and unstalled. This however can be extended if the payload copying instructions run to there maximum values.


The average packet will have between 4 and 5 levels of protocol with no encapsulations. At three cycles per protocol the PRE will use only 15 cycles to complete a packet. This means that the PRE has a typical sustained throughput of over three million packets per second.



### 3.2 Architectural Block Diagram



# 4 Top Level MeterFlow Accelerator Parser Module Symbol



# 5 MeterFlow Accelerator Parser Module Top Level Pin Descriptions

5.1.1.1	General Inte	rface Signals	
Signal	Dir	Width	Description
Reset_N	IN	1	Reset - active low.  When this signal is active the parser sets it's registers to their default condition and suspends operation. It will only respond to host access cycles. The DataPort interface will keep DPReady_N active to avoid problems for the external circuitry.
MCLK	IN	1	Module Clock.  All internal and external transfers except for memory transfers are synchronized by this signal.

5.1.1.2 Ana	alyzer Int	erface	
Signal	Dir	Width	Description
AnalyzerReady	IN	1	Analyzer Ready.  This signal tells the parser that the analyzer can accept data.
ParserKeyDelim	OUT	1	Parser Key Delimiter. The ParserKeyDelim signal becomes active when the first quadword of a new key is ready to transfer to the analyzer. It goes inactive when the last quadword of the key is transferred.
ParserDataAvail	OUT	1	Parser Data Available.  If this signal is active the data on the <b>ParserData</b> bus is valid.
ParserData	OUT	64	Parser Data bus.



# **CONFIDENTIAL**

Signal	Dir	Width	Description
DPPacketDelim	IN	1	DataPort Packet Delimiter.  This signal should be driven active when the external logic wants to send a packet to the parser. <b>DPPacketDelim</b> should remain active during the entire packet transfer. <b>DPPacketDelim</b> must go inactive for one clock between packets.
DPDataStb_N	IN	1	DataPort Data Strobe.  When active, this signal tells the parser that data on the DPData bus is valid. If DPReady_N was inactive at the end of the previous cycle, DPDataStb_N should not be driven active. If DPReady_N goes inactive in the same cycle as DPDataStb_N, then the parser will latch the incoming data so that no data is lost.
DPKillPkt_N	IN	1	DataPort Kill Packet.  If this signal becomes active while <b>DPPacketDelim</b> is active, the parser will attempt to stop processing the current packet and flush it's input Buffer. If however, parsing of the packet is completed, the packet will not be able to be recalled. This should only be a problem in a 'cut through' implementation.
DPReady_N	OUT	1	DataPort Ready – active low.  This signal when driven active means that the parser can accept new data. If however the parser's input Buffer is filled, <b>DPReady_N</b> will be driven inactive. To prevent overruns, <b>DPReady_N</b> will go inactive when the parser can actually accept one more data transfer.
DPData	IN	32	DataPort Data bus.



Signal	Dir	Width	Description
ParserSel_N	IN	1	Parser Select - active low.
			ParserSel_N is sampled on the rising edge of MCLK. If it
			is active, it signifies that the external host is attempting to
			access the parser.
HostWrite	IN	1	Write.
			Write is sampled on the rising edge of MCLK. This signal
			is only valid when ParserSel_N is active. If this signal is
	1		active, the host is attempting to write to the parser. Inactive
			this signal sign signifies a read from the parser.
HostBlast_N	IN	1	Burst Last – active low.
			HostBlast_N is sampled on the rising edge of MCLK.
			HostBlast_N tells the parser that the current transfer is the
		İ	last transfer in this burst.
HostWait_N	IN	1	Wait – active low.
			HostWait_N is sampled on the rising edge of MCLK. The
			host asserts HostWait_N when it wishes to slow transfers
			between itself and the parser.
ParHostReady_N	OUT	1	Parser to Host Ready – active low.
•			ParHostReady_N should be sampled on the rising edge of
			MCLK. The parser returns ParHostReady_N when the
			current cycle is completed. For a write operation,
			ParHostReady_N means that the HostDataIn bus has been
			latched. For a read operation ParHostReady_N means that
			the requested data is on the ParHostDataOut bus and is
			valid. ParHostReady_N is blocked by HostWait_N.
HostAddress	IN	13	Host Address bus.
		Í	HostAddress is sampled on the rising edge of MCLK if
			ParserSel_N is active. This bus defines the first address in
			this burst to access in the 64 Kilobyte address space of the
			Parser. See Section x.x.x for the Address Utilization Map.
HostByteEn_N	IN	8	Host Byte Enable bus – Active low.
			HostWait_N is sampled on the rising edge of MCLK.
HostDataIn	IN	64	Host Data Input bus.
	1		HostDataIn is sampled on the rising edge of MCLK if
			HostWrite is active and HostWait_N is inactive.
ParHostDataOut	OUT	64	ParserHost Data Output bus.
			ParHostDataOut should be sampled on the rising edge of
			MCLK. Data on this bus is valid during a read cycle when
			ParHostReady_N is active.

# 6 MeterFlow Accelerator Parser Module Top Level VHDL Entity

```
entity PAR_TOP is
        Port
        (
                AnalyzerReady: In std_logic;
                DPDataStb_N: In std_logic;
                DPData: In std_logic_vector (31 downto 0);
                DPKillPkt_N: In std_logic;
                DPPacketDelim: In std_logic;
                HostAddress: In std_logic_vector (13 downto 0);
                HostBlast_N: In std_logic;
              o HostByteEn_N : In std_logic_vector (7 downto 0);
                HostDataIn: In std_logic_vector (63 downto 0);
                HostWait_N: In std_logic;
                HostWrite: In std_logic;
                MCLK: In std_logic;
                ParserSel_N: In std_logic;
                Reset_N: In std_logic;
                DPReady_N: Out std logic;
                ParHostDataOut : Out std_logic_vector (63 downto 0):
               ParHostReady_N: Out std_logic;
               ParserDataAvail: Out std_logic;
               ParserData: Out std_logic_vector (63 downto 0);
               ParserKeyDelim: Out std logic
end PAR_TOP:
```

# 7 MeterFlow Accelerator Parser Module Top Level Verilog Module

```
module par_top( AnalyzerReady, DPData, DPDataStb, DPKillPkt_N, DPPacketDelim, DPReady_N,
         HostAddress, HostBlast_N, HostDataIn, HostWait_N, HostWrite,
         MCLK, ParHostDataOut, ParHostReady_N, ParserData,
         ParserDataAvail, ParserKeyDelim, ParserSel_N, Reset_N);
input AnalyzerReady;
input [63:0] DPData;
input DPDataStb, DPKillPkt_N, DPPacketDelim:
output DPReady_N;
input [12:0] HostAddress;
input HostBlast_N;
input [63:0] HostDataIn;
input HostWait_N, HostWrite, MCLK;
output [63:0] ParHostDataOut:
output ParHostReady_N;
output [63:0] ParserData;
output ParserDataAvail, ParserKeyDelim;
input ParserSel_N, Reset_N;
wire [8:0] DPICAdd;
 wire [63:0] PIBuSlData;
```



```
wire [8:0] SIPBAdd;
wire [63:0] PIBuPREData;
wire [8:0] PREnPIBAdd;
wire [29:0] CMCoSlData;
wire [8:0] SlAdd;
wire [3:0] PREnSlProtocol;
wire [63:0] SIPOBData;
wire [5:0] PREnSlCommand;
wire [8:0] SIPOBAdd;
wire [8:0] CMCoPRDAdd;
wire [22:0] CMCoPRDData;
wire [3:0] BaseOffset;
wire [22:0] CMCoPREData;
wire [8:0] PREAdd;
wire [22:0] PRDData;
wire [29:0] SlData;
wire [8:0] CMCoSIDAdd;
wire [8:0] AICPOBAdd;
wire [29:0] SIDData;
wire [29:0] CMCoSIDData;
wire [8:0] AICoPOBAdd;
wire [8:0] SlFlowKeySize;
wire [8:0] SIPIBAdd;
wire AICDone;
wire CMCoSIDWr;
wire CMCoPRDWr;
wire PREnSlEn;
wire SlWrStb;
wire SlDone;
wire PREDone;
wire DPICWrStb;
wire DPICDone;
wire ParserEn;
AIC II1 (.AICDone(AICDone), .AICoPOBAdd(AICoPOBAdd[8:0]),
    .AnalyzerReady(AnalyzerReady), .MCLK(MCLK),
    .ParserDataAvail(ParserDataAvail), .ParserEn(ParserEn),
    .ParserKeyDelim(ParserKeyDelim), .Reset_N(Reset_N), .SIDone(SIDone),
    .SIFlowKeySize(SIFlowKeySize[8:0]));
PRE I10 ( .BaseOffset(BaseOffset[3:0]), .CMCoPREData(CMCoPREData[22:0]),
    .MCLK(MCLK), .ParserEn(ParserEn), .PIBuPREData(PIBuPREData[63:0]),
    .PREAdd(PREAdd[8:0]), .PREDone(PREDone), .PREnPIBAdd(PREnPIBAdd[8:0]),
    .PREnSlCommand(PREnSlCommand[5:0]), .PREnSlEn(PREnSlEn),
    .PREnSlProtocol(PREnSlProtocol[3:0]), .Reset_N(Reset_N));
DPIC I1 (,DPDataStb(DPDataStb), .DPICAdd(DPICAdd[8:0]), .DPICDone(DPICDone),
    .DPICWrStb(DPICWrStb), .DPKillPkt_N(DPKillPkt_N),
    .DPPacketDelim(DPPacketDelim), .DPReady_N(DPReady_N), .MCLK(MCLK),
    .ParserEn(ParserEn), .PREDone(PREDone), .Reset_N(Reset_N));
Slicer I2 (.CMCoSlData(CMCoSlData[29:0]), .MCLK(MCLK), .ParserEn(ParserEn),
     .PIBuSiData(PIBuSiData[63:0]), .PREDone(PREDone),
     .PREnSlCommand(PREnSlCommand[5:0]), .PREnSlEn(PREnSlEn),
     .PREnSIProtocol(PREnSIProtocol[3:0]), .Reset_N(Reset_N),
     .SlAdd(SlAdd[8:0]), .SlDone(SlDone),
     .SlFlowKeySize(SlFlowKeySize[8:0]), .SlPIBAdd(SlPIBAdd[8:0]),
```



```
.SIPOBAdd(SIPOBAdd[8:0]), .SIPOBData(SIPOBData[63:0]),
     .SIWrStb(SIWrStb));
SID I3 ( .CMCoSIDAdd(CMCoSIDAdd[8:0]), .CMCoSIDData(CMCoSIDData[29:0]),
    .CMCoSIDWr(CMCoSIDWr), .SIDData(SIDData[29:0]) );
PRD I4 ( .CMCoPRDAdd(CMCoPRDAdd[8:0]), .CMCoPRDData(CMCoPRDData[22:0]),
   .CMCoPRDWr(CMCoPRDWr), .PRDData(PRDData[22:0]) );
POB I5 ( .AICDone(AICDone), .AICoPOBAdd(AICoPOBAdd[8:0]), .MCLK(MCLK),
   .ParserData(ParserData[63:0]), .ParserEn(ParserEn), .Reset_N(Reset_N),
   .SIDone(SIDone), .SIPOBAdd(SIPOBAdd[8:0]), .SIPOBData(SIPOBData[63:0]),
   .SIWrStb(SIWrStb));
PIB I6 ( .DPData(DPData[63:0]), .DPICAdd(DPICAdd[8:0]), .DPICDone(DPICDone),
   .DPICWrStb(DPICWrStb), .MCLK(MCLK), .ParserEn(ParserEn),
   .PIBuPREData(PIBuPREData[63:0]), .PIBuSlData(PIBuSlData[63:0]),
   .PREDone(PREDone), .PREnPIBAdd(PREnPIBAdd[8:0]), .Reset_N(Reset_N),
   .SIDone(SIDone), .SIPIBAdd(SIPBAdd[8:0]));
CMC I8 ( .BaseOffset(BaseOffset[3:0]), .CMCoPRDAdd(CMCoPRDAdd[8:0]),
   .CMCoPRDData(CMCoPRDData[22:0]), .CMCoPRDWr(CMCoPRDWr),
   .CMCoPREData(CMCoPREData[22:0]), .CMCoSIDAdd(CMCoSIDAdd[8:0]),
   .CMCoSIDData(CMCoSIDData[8:0]), .CMCoSIDWr(CMCoSIDWr),
   .CMCoSIData(CMCoSIData[29:0]), .HostAddress(HostAddress[12:0]),
   .HostBlast_N(HostBlast_N), .HostDataIn(HostDataIn[63:0]),
   .HostWait_N(HostWait_N), .HostWrite(HostWrite), .MCLK(MCLK),
   .ParHostDataOut(ParHostDataOut[63:0]),
   .ParHostReady_N(ParHostReady_N), .ParserEn(ParserEn),
   .ParserSel_N(ParserSel_N), .PRDData(PRDData[22:0]),
   .PREAdd(PREAdd[8:0]), .Reset_N(Reset_N), .SIDData(SIData[29:0]),
  .SIAdd(SIAdd[8:0]));
```

endmodule // par\_top



8 MeterFlow Accelerator Parser Module Top Level Schematic

Insert Schematic Here

### 9 Parser Module Constants Files

The parser module constants files contain a list of constants used to allow rapid configuration of the module. For example the size of the slicers instruction database data bus is defined as:

### Verilog

'define PAR\_SLI\_DWIDTH 23 // Parser Slicer Instruction Database Data Bus Width

#### **VHDL**

constant PAR\_SLI\_DWIDTH: integer := 23; -- Parser Slicer Instruction Database Data Bus Width

### 9.1 Parser module Verilog Constants File - ParserConstants.v

'define PAR\_COM\_SHIFT 3 // Parser Command Shift

'define PAR\_SLI\_DWIDTH 23

'define PAR\_DP\_DWIDTH 32 // Parser Data Port Data Bus Width

'define PAR\_PIB\_DWIDTH 64 // Parser Input Buffer Data Bus Width

'define PAR\_PIB\_AWIDTH 9 // Parser Input Buffer Address Bus Width

'define PAR\_PRD\_AWIDTH 9 // Parser Pattern Recognition Database Address Bus Width

'define PAR\_PRD\_DWIDTH 23 // Parser Pattern Recognition Database Data Bus Width

'define PAR\_SID\_AWIDTH 9 // Parser Slicer Instruction Database Address Bus Width

'define PAR\_SID\_DWIDTH 30 // Parser Slicer Instruction Database Data Bus Width

'define PAR\_POB\_DWIDTH 64 // Parser Output Buffer Data Bus Width

'define PAR\_POB\_AWIDTH 9 // Parser Output Buffer Address Bus Width

'define PAR\_BASE\_OFF\_WIDTH 4 // Parser Base Offset Width

'define PAR\_HOST\_AWIDTH 13 // Parser Host Address Bus Width

'define PAR\_HOST\_BE\_WIDTH 8 // Parser Host Byte Enable Bus Width

'define PAR\_HOST\_DWIDTH 64 // Parser Host Data Bus Width

'define PAR\_PRE\_COM\_WIDTH 6 // Parser Command Width

'define PAR\_COM\_CT\_WIDTH 4 // Parser Command Count Width

'define PAR\_PRE\_PRO\_WIDTH 4 // Parser

'define PAR\_CONTROL\_REG\_SIZE 5 // Parser Control Register Size

'define PAR\_H\_SIDDELTA 34

'define PAR\_H\_PRDDELTA 41

'define PAR\_H\_CRDELTA 59 // CAN'T BE NESTED!

'define PAR\_SL\_FKS\_WIDTH 9 // Parser Slicer Flow Key Size Width

### 9.2 Parser module VHDL Constants File - ParserConstants.vhd

Insert ParserConstants.vhd here



### 10 Sub-module Descriptions

# 10.1 Pattern Recognition Engine Sub-module – PRE

10.1.1 Symbol

### 10.1.2 Highlights

- Scaleable protocol pattern recognition engine
- Supports from 1 to 2048 simultaneous unique protocol patterns
- At 62.5 MegaHertz can process up to 1.5 MegaPackets per second
- Accepts protocol database output from MeterFlow compiler

### 10.1.3 Description

The Pattern Recognition Engine module searches it's database and the packet in order to recognize the protocols the packet contains. The database consists of a series of linked lookup tables. Each lookup table uses eight bits of addressing. The first lookup table is always at address zero. The Pattern Recognition Engine uses the **BaseOffset** from the control register to start the comparison. It loads this value into the Current Offset Pointer (COP). It then reads the byte at **BaseOffset** from the Parser Input Buffer and uses it as an address into the first lookup table.

Each lookup table returns a word that links to another lookup table or it returns a terminal flag. If the lookup produces a recognition event the database also returns a command for the Slicer. Finally it returns the value to add to the COP.

### 10.1.4 Search Algorithm Psuedo-code

### 10.1.5 Implementation Information

10.1.5.1 I	Database Word Definition
Bit	Description
1:0	Opcode
	00 Terminal Node found
	01 Intermediate Node
	10 Ending Terminal Node found
*	Next Lookup table
	* uses PAR_PRE_LU_WIDTH
*	Slicer Command
	* uses PAR_PRE_COM_WIDTH
*	Mask
	* uses PAR_PRE_MASK_WIDTH

10.1.6 File Names

Top: PRE.v(hd)



Uses: ParserConstants.v(hd)

### 10.1.7 Pin Descriptions

10.1.7.1	General Inte	rface Signals		
Signal	Dir	Width	Description	
Reset_N	IN	1	Reset - active low.	
MCLK	IN	1	Module Clock.	
PREDone	OUT	1	Pattern Recognition Engine Done.	
ParserEn	IN	1	Parser Enable bit from control register	

10.1.7.2 Slicer Interface				
Signal	Dir	Width	Description	
PREnSIEn	OUT	1	Pattern Recognition Engine to Slicer Enable	
PREnSICommand	OUT	*	Pattern Recognition Engine to Slicer Command bus * uses PAR_PRE_COM_WIDTH	
PREnSIProtocol	OUT	*	Pattern Recognition Engine to Slicer Protocol bus * uses PAR_PRE_PRO_WIDTH	

10.1.7.3 CPU Interface MUX Interface				
Signal	Dir	Width	Description	
PREAdd	OUT	*	Pattern Recognition Engine Address bus * uses PAR_PRD_AWIDTH	
BaseOffset	IN	4	Base Offset. This is the first offset the Pattern Recognition Engine will check.	
CMCoPREData	IN	*	CMC to Pattern Rcognition Engine Data bus  * uses PAR_PRD_DWIDTH	

10.1.7.4 Parser Input Buffer Interface				
Signal	Dir	Width	Description	
PREnPIBAdd	OUT	*	Pattern Recognition Engine Parser Input Buffer Address bus.  * Uses PAR_PIB_AWIDTH	
PIBuPREData	IN	*	Parser Input Buffer to Pattern Recognition Engine Data bus.  * Uses PAR_PIB _DWIDTH	

### 10.1.8 Verilog Module

/\*

PRE.v

PRE - Pattern Recognition Module



### CONFIDENTIAL

\*/

'include "ParserConstants.v"

module PRE(Reset\_N, MCLK, ParserEn, PREDone, PREnSIEn, PREnSiCommand, PREnSiProtocol, PREAdd, BaseOffset, CMCoPREData, PREnPIBAdd, PIBuPREData);

// General Interface Interface input Reset\_N; input MCLK; input ParserEn; output PREDone; // Slicer Interface output PREnSlEn; output ['PAR\_PRE\_COM\_WIDTH-1:0] PREnSlCommand; output ['PAR\_PRE\_PRO\_WIDTH-1:0] PREnSlProtocol; // CMC Interface output ['PAR\_PRD\_AWIDTH-1:0] PREAdd; input ['PAR\_BASE\_OFF\_WIDTH-1:0] BaseOffset; input ['PAR\_PRD\_DWIDTH-1:0] CMCoPREData; // Parser Input Buffer Interface output ['PAR\_PIB\_AWIDTH-1:0] PREnPIBAdd; input ['PAR\_PIB\_DWIDTH-1:0] PIBuPREData;

### 10.2 Slicer Sub-module

### 10.2.1 Symbol

### 10.2.2 Description

The Slicer cuts up the packet to build the flow key. The Slicer module accepts commands from the Pattern Recognition Engine. Based on the command received, the Slicer either transfers data from the Parser Input Buffer to the Parser Output Buffer or it transfers data from the Parser Input Buffer to it's internal hash generator. It contains a buffer that FIFO's up the commands. When the Pattern Recognition Engine asserts **PREDone** the Slicer completes any pending commands, transfers the hash to the Parser Output Buffer and asserts **SIDone**.

10.2.2.1	Instruction Word Definition
Bit	Description
1:0	Opcode 00 Nop 01 Move 10 Hash 11 Done
*	Source Address * uses PAR_PIB_AWIDTH
*	Destination Address * uses PAR_POB_AWIDTH
*	Length * uses PAR_SL_LEN_WIDTH

### 10.2.3 Implementation Information

The Slicer contains a byte wise barrel shifter that is used to pack data into the flow key. A Moore finite state machine controls the execution of commands. The command comes into the Slicer and is shifted to provide an address. The Slicer uses this address to read the Slicer Instruction Database.

#### 10.2.4 File Names

**Top:** Slicer.v(hd)

Uses: ParserConstants.v(hd)



### 10.2.5 Pin Descriptions

10.2.5.1	General Inte	rface Signals	
Signal	Dir	Width	Description
Reset_N	IN	1	Reset - active low.
MCLK	IN	1	Module Clock.
SIDone	OUT	1	Slicer Done. This output is used to tell the rest of the Parser that the Slicer has finished processing the current packet.
ParserEn	IN	1	Parser Enable bit from control register

10.2.5.2	Parser Input	Buffer Inter	iterface		
Signal	Dir	Width	Description		
SIPIBAdd	OUT	*	Slicer Parser Input Buffer Address bus.  * Uses PAR_PIB_AWIDTH		
PIBuSiData	IN	*	Parser Input Buffer to Slicer Data bus.  * Uses PAR_PIB_DWIDTH	· ·	

10.2.5.3 Parser Output Buffer Interface				
Signal	Dir	Width	Description	
SIPOBAdd	OUT	*	Slicer Parser Output Buffer Address bus.  * Uses PAR_POB_AWIDTH	
SIWrStb	OUT	1	Slicer Write Strobe.	
SIPOBData	OUT	*	Slicer to Parser Output Buffer Data bus.  * Uses PAR_POB_DWIDTH	

10.2.5.4 CPU Interface MUX Interface					
Signal	Dir	Width	Description		
SiAdd	OUT	*	Slicer Address bus * uses PAR_SID_AWIDTH	· · · · · · · · · · · · · · · · · · ·	
CMCoSlData	IN	*	CMC to Slicer Data bus * uses PAR_SID_DWIDTH		

10.2.5.5 Pattern Recognition Engine Interface				
Signal	Dir	Width	Description	
PREnSlEn	IN	1	Pattern Recognition Engine to Slicer Enable	
PREDone	IN	1	Pattern Recognition Engine Done.	
PREnSlCommand	IN	*	Pattern Recognition Engine to Slicer Command bus  * uses PAR_PRE_COM_WIDTH	
PREnSIProtocol	IN	*	Pattern Recognition Engine to Slicer Protocol bus	

4

# **CONFIDENTIAL**

\* uses PAR\_PRE\_PRO\_WIDTH



10.2.5.6	5.6 Analyzer Interface Control Interface				
Signal	Dir	Width	Description		
SIFlowKeySize	OUT	*	Pattern Recognition Engine to Slicer Protocol bus * uses PAR_SL_FKS_WIDTH		

### 10.2.6 Verilog Module

/\* Slicer.v Slicer Module

\*/
'include "ParserConstants.v"

module Slicer(Reset\_N, MCLK, ParserEn, SlDone, SlPIBAdd, PIBuSlData, SlPOBAdd, SlWrStb, SlPOBData, SlAdd, CMCoSlData, PREnSlEn, PREDone, PREnSlCommand, PREnSlProtocol, SlFlowKeySize);

// General Interface Interface input Reset\_N; input MCLK; input ParserEn; output SlDone; // Parser Input Buffer Interface output ['PAR\_PIB\_AWIDTH-1:0] SIPIBAdd; input ['PAR\_PIB\_DWIDTH-1:0] PIBuSIData; // Parser Output Buffer Interface output ['PAR\_POB\_AWIDTH-1:0] SIPOBAdd; output SIWrStb; output ['PAR\_POB\_DWIDTH-1:0] SIPOBData; // CMC Interface output ['PAR\_SID\_AWIDTH-1:0] SlAdd; output ['PAR\_SID\_DWIDTH-1:0] CMCoSIData; // Pattern Recognition Engine Interface input PREnSlEn; input PREDone: input ['PAR\_PRE\_COM\_WIDTH-1:0] PREnSlCommand: input ['PAR\_PRE\_PRO\_WIDTH-1:0] PREnSiProtocol; // AIC output ['PAR\_SL\_FKS\_WIDTH-1:0] SIFlowKeySize;

### 10.3 Pattern Recognition Database Sub-module - PRD

### 10.3.1 Symbol

### 10.3.2 Highlights

- Scaleable implementation
- Wraps either RAM or ROM instantiation or can be synthesized latches

#### 10.3.3 Description

The Pattern Recognition Database Memory module is a wrapper for the storage medium used to hold the pattern recognition database. Only the CPU can write this memory.

### 10.3.4 Implementation Information

The module can be synthesized or a RAM or ROM cell can be instantiated into the wrapper.

#### 10.3.5 File Names

Top: PRD.v(hd)

Uses: ParserConstants.v(hd),GenericRAM.v(hd)

#### 10.3.6 Pin Descriptions

10.3.6.1 CPU Interface MUX Interface					
Signal	Dir	Width	Description		
CMCoPRDWr	IN	1	CMC to PRD Write Strobe		
CMCoPRDAdd	IN	*	CMC to PRD Address bus  * uses PAR_PRD_AWIDTH		
PRDData	OUT	*	PRD Data bus * uses PAR_PRD_DWIDTH		
CMCoPRDData	IN	*	CMC to PRD Data bus  * uses PAR_PRD_DWIDTH		

### 10.3.7 Verilog Module

/\* PRD.v

\*/


'include "ParserConstants.v"

module PRD(CMCoPRDData, PRDData, CMCoPRDAdd, CMCoPRDWr);

input ['PAR\_PRD\_AWIDTH-1: 0] CMCoPRDAdd; input ['PAR\_PRD\_DWIDTH-1: 0] CMCoPRDData;

output ['PAR\_PRD\_DWIDTH-1:0] PRDData;

input CMCoPRDWr;



### 10.4 Slicer Instruction Database Sub-module -SID

### 10.4.1 Symbol

### 10.4.2 Highlights

- Scaleable implementation
- Wraps either RAM or ROM instantiation or can be synthesized latches

### 10.4.3 Description

The Slicer Instruction Database module is a wrapper for the storage medium used to hold the pattern recognition database. Only the CPU can write this memory.

### 10.4.4 Implementation Information

The module can be synthesized or a RAM or ROM cell can be instantiated into the wrapper.

#### 10.4.5 File Names

Top: SID.v(hd)

Uses: ParserConstants.v(hd),GenericRAM.v(hd)

### 10.4.6 Pin Descriptions

10.4.6.1 CPU Interface MUX Interface				
Signal	Dir	Width	Description	
CMCoSIDWr	IN	1	CMC to SID Write Strobe	
CMCoSIDAdd	IN	*	CMC to SID Address bus * uses PAR_SID_AWIDTH	
SIDData	OUT	*	SID Data bus * uses PAR_SID_DWIDTH	
CMCoSIDData	IN	*	CMC to SID Data bus * uses PAR_SID_DWIDTH	

### 10.4.7 Verilog Module

/\* SID.v

'include "ParserConstants.v"

module SID(CMCoSIDData, SIDData, CMCoSIDAdd, CMCoSIDWr);

input ['PAR\_SID\_AWIDTH-1: 0] CMCoSIDAdd; input ['PAR\_SID\_DWIDTH-1: 0] CMCoSIDData; output ['PAR\_SID\_DWIDTH-1: 0] SIDData;



# **CONFIDENTIAL**

input CMCoSIDWr;

### 10.5 CPU Interface MUX and Control Register Sub-module - CMC

### 10.5.1 Symbol

### 10.5.2 Description

The CPU Interface MUX and Control Register module controls the communication between the external CPU and the Parser. The CMC contains a MUX for the CPU read back. It also contains the control register for the Parser.

### 10.5.3 File Names

Top: CMC.v(hd)

Uses: ParserConstants.v(hd)

### 10.5.4 Pin Descriptions

10.5.4.1	General Interface Signals					
Signal	Dir	Width	Description			
Reset_N	IN	1	Reset - active low.			
MCLK	IN	1	Module Clock.			
ParserEn	OUT	1	Parser Enable bit from control register. When this bit becomes active			

10.5.4.2 Slicer Instruction Database Interface				
Signal	Dir	Width	Description	
CMCoSIDWr	OUT	1	CMC to SID Write Strobe	
CMCoSIDAdd	OUT	*	CMC to SID Address bus * uses PAR_SID_AWIDTH	
SIDData	IN	*	SID Data bus * uses PAR_SID_DWIDTH	
CMCoSIDData	OUT	*	CMC to SID Data bus * uses PAR_SID_DWIDTH	

10.5.4.3 Pattern Recognition Database Interface				
Signal	Dir	Width	Description	
CMCoPRDWr	OUT	1	CMC to PRD Write Strobe	
CMCoPRDAdd	OUT	*	CMC to PRD Address bus * uses PAR_PRD_AWIDTH	
PRDData	IN	*	PRD Data bus * uses PAR_PRD_DWIDTH	
CMCoPRDData	OUT	*	CMC to PRD Data bus * uses PAR_PRD_DWIDTH	



10.5.4.4	Slicer Interface				
Signal	Dir	Width	Description		
SiAdd	IN	*	Slicer Address bus * uses PAR_SID_AWIDTH		
COCoSiData	OUT	*	CMC to Slicer Data bus  * uses PAR_SID_DWIDTH		

10.5.4.5	Pattern Recognition Engine Interface			
Signal	Dir	Width	Description	
PREAdd	IN	*	Pattern Recognition Engine Address bus  * uses PAR_PRD_AWIDTH	
BaseOffset	OUT	4	Base Offset. This is the first offset the Pattern Recognition Engine will check.	
CMCoPREDate	a OUT	*	CMC to Pattern Rcognition Engine Data bus  * uses PAR_PRD_DWIDTH	

10.5.4.6 Host Interface Signals				
Signal	Dir	Width	Description	
ParserSel_N	IN	1	Parser Select - active low.  ParserSel_N is sampled on the rising edge of MCLK. If it is active, it signifies that the external host is attempting to access the parser.	
HostWrite	IN	1	Write. Write is sampled on the rising edge of MCLK. This signal is only valid when ParserSel_N is active. If this signal is active, the host is attempting to write to the parser. Inactive this signal sign signifies a read from the parser.	
HostBlast_N	IN	1	Burst Last – active low.  HostBlast_N is sampled on the rising edge of MCLK.  HostBlast_N tells the parser that the current transfer is the last transfer in this burst.	
HostWait_N	IN	1	Wait – active low.  HostWait_N is sampled on the rising edge of MCLK. The host asserts HostWait_N when it wishes to slow transfers between itself and the parser.	
ParHostReady_N	OUT	1	Parser to Host Ready – active low.  ParHostReady_N should be sampled on the rising edge of MCLK. The parser returns ParHostReady_N when the current cycle is completed. For a write operation,  ParHostReady_N means that the HostDataIn bus has been latched. For a read operation ParHostReady_N means that the requested data is on the ParHostDataOut bus and is valid. ParHostReady_N is blocked by HostWait_N.	

### CONFIDENTIAL

HostAddress	IN	13	Host Address bus.
			HostAddress is sampled on the rising edge of MCLK if
			ParserSel_N is active. This bus defines the first address in
			this burst to access in the 64 Kilobyte address space of the
			Parser. See Section x.x.x for the Address Utilization Map.
HostByteEn_N	IN	8	Host Byte Enable bus – Active low.
-			HostWait_N is sampled on the rising edge of MCLK.
HostDataIn	IN	64	Host Data Input bus.
	:		HostDataIn is sampled on the rising edge of MCLK if
	:		HostWrite is active and HostWait_N is inactive.
ParHostDataOut	OUT	64	ParserHost Data Output bus.
			ParHostDataOut should be sampled on the rising edge of
			MCLK. Data on this bus is valid during a read cycle when
	į		ParHostReady_N is active.

### 10.5.5 Verilog Module

/\*

CMC.v

CMC - CPU Interface MUX and Control Register Module

\*/

'include "ParserConstants.v"

module CMC(Reset\_N, MCLK, ParserEn, CMCoSIDWr, CMCoSIDAdd, SIDData, CMCoSIDData, CMCoPRDWr, CMCoPRDAdd, PRDData, CMCoPRDData, SIAdd, CMCoSIData, PREAdd, BaseOffset, CMCoPREData, ParserSel\_N, HostWrite, HostBlast\_N, HostWait\_N, ParHostReady\_N, HostAddress, HostDataIn, ParHostDataOut);

// General Interface Interface

input Reset\_N;

input MCLK;

output ParserEn;

// Sicer Instruction Database Interface

output CMCoSIDWr;

output ['PAR\_SID\_AWIDTH-1:0] CMCoSIDAdd;

input ['PAR\_SID\_DWIDTH-1:0] SIDData;

output ['PAR\_SID\_AWIDTH-1:0] CMCoSIDData;

// Pattern Recognition Database Interface

output CMCoPRDWr;

output [`PAR\_PRD\_AWIDTH-1:0] CMCoPRDAdd;

input ['PAR\_PRD\_DWIDTH-1:0] PRDData;

output ['PAR\_PRD\_DWIDTH-1:0] CMCoPRDData;

// Slicer Interface

input ['PAR\_SID\_AWIDTH-1:0] SlAdd;

output ['PAR\_SID\_DWIDTH-1:0] CMCoSlData;

// Pattern Recognition Engine Interface

input [`PAR\_PRD\_AWIDTH-1:0] PREAdd;

output [`PAR\_BASE\_OFF\_WIDTH-1:0] BaseOffset;

output [`PAR\_PRD\_DWIDTH-1:0] CMCoPREData;

//Host Interface

input ParserSel\_N;

input HostWrite;




### CONFIDENTIAL

input HostBlast\_N;
input HostWait\_N;
output ParHostReady\_N;

input ['PAR\_HOST\_AWIDTH-1: 0] HostAddress; input ['PAR\_HOST\_DWIDTH-1: 0] HostDataIn; output ['PAR\_HOST\_DWIDTH-1: 0] ParHostDataOut;

### 10.6 Parser Input Buffer Sub-module - PIB

### 10.6.1 Symbol



### 10.6.2 Highlights

- Scaleable implementation
- · Asynchronous three ported RAM
- Can be build from three separate single port RAM cells
- Wraps either RAM instantiation or can be synthesized latches
- Separate dual read and a single write interfaces

#### 10.6.3 Description

The Parser Input Buffer is a wrapper for the buffer that is used to store the start of the packet. It is three ported with separate dual read and a single write interfaces. The data from the DataPort interface is stored in one of three logical or physical buffers through the write port. The Pattern Recognition Engine uses one of the read ports and the Slicer uses the other. The three interfaces never access the same third of the buffer at the same time. Each of the interfaces looks like a single buffer to the attached modules. The Parser Input Buffer controls which of the three buffers the module is controlling. When the first packet comes in the DataPort Interface Control module writes the data into one of the three buffers. It then increments a modulo three counter to point to the next buffer. The Pattern Recognition Engine will then begin processing the packet. Finally after the Pattern Recognition Engine is finished the Slicer will get access to the buffer. In this way each of the three processes have access to a buffer and each get access to the packet in turn.

#### 10.6.4 Implementation Information

The module can be synthesized or RAM cells can be instantiated into the wrapper. The instantiated RAM can be either a single three ported cell or three separate RAM cells. The Parser Input Buffer can be three separate RAM cells because the control logic will never try to read and write the same third of the buffer at the same time.



10.6.5 File Names

Top: PIB.v(hd)

Uses: ParserConstants.v(hd), Generic3PortRAM.v(hd)


### 10.6.6 Pin Descriptions

10.6.6.1	General Interface Signals				
Signal	Dir	Width	Description		
Reset_N	IN	1	Reset - active low.		
MCLK	IN	1	Module Clock.		
ParserEn	IN	1	Parser Enable bit from control register		

10.6.6.2 DataPort Interface					
Signal	Dir	Width	Description		
DPData	IN	*	DataPort Data bus.  * Uses PAR_DP_DWIDTH		

10.6.6.3 DataPort Interface Control Interface				
Signal	Dir	Width	Description	
DPICAdd	IN	*	DataPort Interface Control Address bus.  * Uses PAR_PIB_AWIDTH	
DPICDone	IN	1	DataPort Interface Control Done.  This input is used to tell the Parser Input Buffer that the DataPort Interface Control module has finished writing the buffer. The Parser Input Buffer also uses this signal to increment it's internal pointer so that the next address from the DataPort Interface Control will point to the next packet buffer. DPICAdd is ignored for one cycle after DPICDone is active.	
DPICWriteSth	IN	1	DataPort Interface Control Write Strobe.	

10.6.6.4	Pattern Recognition Engine Interface				
Signal	Dir	Width	Description		
PREnPIBAdd	IN	*	Pattern Recognition Engine Parser Input Buffer Address bus.  * Uses PAR_PIB_AWIDTH		



### CONFIDENTIAL

10.6.6.4 Pattern Recognition Engine Interface				
Signal	Dir	Width	Description	
PREDone	IN	1	Pattern Recognition Engine Done. This input is used to tell the Parser Input Buffer that the Pattern Recognition Engine has finished processing the current packet and the buffer can be freed. The Parser Input Buffer also uses this signal to increment it's internal pointer so that the next address from the Pattern Recognition Engine will point to the next packet buffer. PREnPIBAdd is ignored for one cycle after PREDone is active.	
PIBuPREData	OUT	*	Parser Input Buffer to Pattern Recognition Engine Data bus.  * Uses PAR_PIB_DWIDTH	

10.6.6.5 Slicer Interface					
Signal	Dir	Width	Description		
SIPIBAdd	IN	*	Slicer Parser Input Buffer Address bus.  * Uses PAR_PIB_AWIDTH		
SlDone	IN	I	Slicer Done.  This input is used to tell the Parser Input Buffer that the Slicer has finished processing the current packet and the buffer can be freed. The Parser Input Buffer also uses this signal to increment it's internal pointer so that the next address from the Slicer will point to the next packet buffer.  SIPIBAdd is ignored for one cycle after SIDone is active.		
PIBuSiData	OUT	*	Parser Input Buffer to Slicer Data bus.  * Uses PAR_PIB_DWIDTH		

### 10.6.7 Verilog Module

/\* PIB.v

`include "ParserConstants.v"

module PIB(Reset\_N, MCLK, ParserEn, DPData, DPICAdd, DPICDone, DPICWrStb, PREnPIBAdd, PREDone, PIBuPREData, SIPIBAdd, SIDone, PIBuSIData);

input Reset\_N; input MCLK;

input ParserEn;

input DPICDone;

input DPICWrStb;

input PREDone;

input SlDone;

input ['PAR\_PIB\_DWIDTH-1:0] DPData;

input ['PAR\_PIB\_AWIDTH-1:0] DPICAdd;

input ['PAR\_PIB\_AWIDTH-1:0] PREnPIBAdd;



# **CONFIDENTIAL**

input ['PAR\_PIB\_AWIDTH-1: 0] SIPIBAdd; output ['PAR\_PIB\_DWIDTH-1: 0] PIBuPREData; output ['PAR\_PIB\_DWIDTH-1: 0] PIBuSlData;



### 10.7 Parser Output Buffer Sub-module - POB

10.7.1 Symbol

### 10.7.2 Highlights

- Scaleable implementation
- Asynchronous dual ported RAM
- Can be build from two separate single port RAM cells
- Wraps either RAM instantiation or can be synthesized latches
- Separate read and write interfaces

### 10.7.3 Description

The Parser Output Buffer is a wrapper for the buffer that is used to store the output of the Slicer. It is dual ported with separate read and write interfaces. The write interface is controlled by the Slicer. The read interface is controlled by the Analyzer Interface Control logic. The Parser Output Buffer maintains a pointer to the two buffers such that one buffer is controlled by the Slicer and one is controlled by the Analyzer Interface Control logic.

### 10.7.4 Implementation Information

The module can be synthesized or RAM cells can be instantiated into the wrapper. The instantiated RAM can be either a single dual ported cell or two separate RAM cells. The Parser Output Buffer can be two separate RAM cells because the control logic will never try to read and write the same half of the buffer at the same time.

#### 10.7.5 File Names

**Top:** POB.v(hd)

Uses: ParserConstants.v(hd), Generic2PortRAM.v(hd)



### 10.7.6 Pin Descriptions

10.7.6.1	General Interface Signals					
Signal	Dir	Width	Description			
Reset_N	IN	1	Reset - active low.			
MCLK	IN	1	Module Clock.			
ParserEn	IN	1	Parser Enable bit from control register			

Signal	Dir	Width	Description
SIPOBAdd	IN	*	Slicer Parser Output Buffer Address bus.  * Uses PAR_POB_AWIDTH
SIDone	IN	1	Slicer Done.  This input is used to tell the Parser Output Buffer that the Slicer has finished processing the current flow and the buffer can be sent to the Analyzer. The Parser Output Buffer also uses this signal to increment it's internal pointer so that the next address from the Slicer will point to the next flow buffer. SIPOBAdd is ignored for one cycle after SIDone is active.
SIWrStb	IN	1	Slicer Write Strobe.
SIPOBData	IN	*	Slicer to Parser Output Buffer Data bus.  * Uses PAR_POB_DWIDTH

10.7.6.3 Analyzer Interface Control Interface					
Signal	Dir	Width	Description		
AICoPOBAdd	IN	*	Analyzer Interface Control to Parser Output Buffer Address bus.  * Uses PAR_POB_AWIDTH		
AICDone	IN	1	Analyzer Interface Control Done.  This input is used to tell the Parser Output Buffer that the Analyzer Interface Control has finished sending the current flow to the Analyzer. The Parser Output Buffer also uses this signal to increment it's internal pointer so that the next address from the Analyzer Interface Control will point to the next flow buffer. AICoPOBAdd is ignored for one cycle after AICDone is active.		

10.7.6.4 Analyzer Interface				
Signal	Dir	Width	Description	
ParserData	OUT	*	Parser Data bus. * Uses PAR_ANA_DWIDTH	



output ['PAR\_POB\_DWIDTH-1:0] ParserData;

### CONFIDENTIAL

10.7.7 Verilog Module

### 10.8 DataPort Interface Control Sub-module - DPIC

### 10.8.1 Symbol

### 10.8.2 Description

The DataPort Interface Control module handshakes with the external source of packets. The external device starts sending the packet to the DataPort Interface Control module by asserting **DPPacketDelim**. The transfer of data is coordinated by the **DPDataStb\_N/DPReady\_N** pair. If the external device decides to about the packet it can assert **DPKillPkt\_N**.

### 10.8.3 Implementation Information

The Analyzer Interface Control module is implemented as a Moore type finite state machine. Each of the outputs of the state machine are registered to assure maximum setup time for the external device.

#### 10.8.4 File Names

Top: DPIC.v(hd)

Uses: ParserConstants.v(hd)

### 10.8.5 Pin Descriptions

10.8.5.1	General Interface Signals				
Signal	Dir	Width	Description		
Reset_N	. IN	1	Reset - active low.		
MCLK	IN	1	Module Clock.		
ParserEn	IN	1	Parser Enable bit from control register		

10.8.5.2 DataPort Interface			
Signal	Dir	Width	Description
DPPacketDelim	IN	1	DataPort Packet Delimiter.  This signal should be driven active when the external logic wants to send a packet to the parser. <b>DPPacketDelim</b> should remain active during the entire packet transfer. <b>DPPacketDelim</b> must go inactive for one clock between packets.
DPDataStb_N	IN	1	DataPort Data Strobe.  When active, this signal tells the parser that data on the DPData bus is valid. If DPReady_N was inactive at the end of the previous cycle, DPDataStb_N should not be driven active. If DPReady_N goes inactive in the same cycle as DPDataStb_N, then the parser will latch the incoming data so that no data is lost.



### **CONFIDENTIAL**

10.8.5.2 DataPort Interface			
Signal	Dir	Width	Description
DPKillPkt_N	IN	1	DataPort Kill Packet.  If this signal becomes active while <b>DPPacketDelim</b> is active, the parser will attempt to stop processing the current packet and flush it's input Buffer. If however, parsing of the packet is completed, the packet will not be able to be recalled. This should only be a problem in a 'cut through' implementation.
DPReady_N	OUT	1	DataPort Ready – active low. This signal when driven active means that the parser can accept new data. If however the parser's input Buffer is filled, DPReady_N will be driven inactive. To prevent overruns, DPReady_N will go inactive when the parser can actually accept one more data transfer.

10.8.5.3 Parser Input Buffer Interface			
Signal	Dir	Width	Description
DPICAdd	OUT	*	DataPort Interface Control Address bus.  * Uses PAR_PIB_AWIDTH
DPICDone	OUT	1	DataPort Interface Control Done. This output is used to tell the Parser Input Buffer that the DataPort Interface Control module has finished writing the buffer.
DPICWriteSth	OUT	1	DataPort Interface Control Write Strobe.

10.8.5.4	Pattern Recognition Engine Interface			
Signal	Dir	Width	Description	
PREDone	IN	1	Pattern Recognition Engine Done	

### 10.8.6 Verilog Module

/\* DPIC.v

`include "ParserConstants.v"

module DPIC(Reset\_N, MCLK, ParserEn, DPPacketDelim, DPDataStb, DPKillPkt\_N, DPReady\_N, DPICAdd, DPICDone, DPICWrStb, PREDone);

input Reset\_N; input MCLK; input ParserEn; input DPPacketDelim;



# **CONFIDENTIAL**

input DPDataStb; input DPKillPkt\_N; input PREDone; output DPReady\_N; output DPICDone; output DPICWrStb; output ['PAR\_PIB\_AWIDTH-1:0] DPICAdd;

### 10.9 Analyzer Interface Control Sub-module -AIC

### 10.9.1 Symbol

### 10.9.2 Description

The Analyzer Interface Control module handshakes with the Analyzer in order to transfer the flow key for further processing. The Analyzer Interface Control module starts a transfer to the Analyzer by asserting **ParserKeyDelim**. It then transfers the data via the **AnalyzerReady/ParserDataAvail** handshake pair. The Analyzer Interface Control module also sends the address of the data to be sent to the Parser Output Buffer.

#### 10.9.3 Implementation Information

The Analyzer Interface Control module is implemented as a Moore type finite state machine. Each of the outputs of the state machine are registered to assure maximum setup time for the Analyzer interface.

### 10.9.4 File Names

Top: AIC.v(hd)

Uses: ParserConstants.v(hd)

### 10.9.5 Pin Descriptions

10.9.5.1	General Inte	rface Signals	
Signal	Dir	Width	Description
Reset_N	IN	1	Reset - active low.
MCLK	IN	1	Module Clock.
ParserEn	IN	1	Parser Enable bit from control register

10.9.5.2 Analyzer Interface				
Signal	Dir	Width	Description	
AnalyzerReady	IN	1	Analyzer Ready.  This signal tells the parser that the analyzer can accept data.	
ParserKeyDelim	OUT	1	Parser Key Delimiter. The ParserKeyDelim signal becomes active when the first quadword of a new key is ready to transfer to the analyzer. It goes inactive when the last quadword of the key is transferred.	
Parser Data Avail	OUT	1	Parser Data Available.  If this signal is active the data on the <b>ParserData</b> bus is valid.	



# **CONFIDENTIAL**

Signal	Dir	Width	Description
SIFlowKeySize	IN	*	Slicer Flow Key Size bus.  This bus is valid when SIDone is active. It communicates the size of the flow key so the Analyzer Interface Control can send the right amount of data to the Analyzer.  * uses PAR_MAX_FLOW_KEY_SIZE
SIDone	IN	1	Slicer Done.  This input is used to tell the Analyzer Interface Control that the Slicer has finished processing the current packet and can be sent to the Analyzer.

10.9.5.4 Parser Output Buffer Interface			
Signal	Dir	Width	Description
AICoPOBAdd	OUT	*	Analyzer Interface Control to Parser Output Buffer Address bus.  * Uses PAR_POB_AWIDTH
AICDone	OUT	1	Analyzer Interface Control Done. This output is used to tell the Parser Output Buffer that the Analyzer Interface Control has finished sending the current flow to the Analyzer.

### 10.9.6 Verilog Module

/\* AIC.v

\*/
'include "ParserConstants.v"

module AIC(Reset\_N, MCLK, ParserEn, AnalyzerReady, ParserKeyDelim, ParserDataAvail, SIFlowKeySize, SIDone, AICoPOBAdd, AICDone);

input Reset\_N; input MCLK; input ParserEn; input AnalyzerReady; output ParserKeyDelim; output ParserDataAvail; input SlDone;

input ['PAR\_SL\_FKS\_WIDTH-1: 0]SlFlowKeySize; output ['PAR\_PIB\_AWIDTH-1: 0] AICoPOBAdd;

output AICDone;



• Exhibit A3: Technically Elite MeterFlow Accelerator Analyzer Module Specification (Document MFAAnalyze.pdf)

# Technically Elite MeterFlow Accelerator Analyzer Module Specification

# Not For External Release!

Revision History							
Version	Date		Description				
0.2	4						
0.9		Final Prerelease		· <del>-</del>			

# 0 Table of Contents

0	Table o	f Contents	-
1	Introdu	ction	
2	Technic	ally Elite MeterFlow Accelerator Analyzer Module Highlights	
3	Archite	ctural Overview	•
3	.l Flo	w Database	-
	3.1.1	Extracted Input Data from Parser Diagram	. 8
	3.1.2	Flow Entry Description	C
3	.2 Arc	chitectural Block Diagram	C
4	Top Lev	vel MeterFlow Accelerator Analyzer Module Symbol	10
5	MeterF	low Accelerator Analyzer Module Top Level Pin Descriptions	. 11
	5.1.1.	I General Interface Signals	. 11
	5.1.1.	2 Memory Interface	. 11
	5.1.1.	0	. 12
	5.1.1.	4 Parser Interface	13
	5.1.1.		. 13
6	MeterF	ow Accelerator Analyzer Module Top Level VHDL Entity	14
7	MeterF	ow Accelerator Analyzer Module Top Level Verilog Module	14
8	MeterF	ow Accelerator Analyzer Module Top Level Schematic	. 14
9	Analyze	r Module Constants Files	15
9.	i Ana	alyzer module Verilog Constants File – ParserConstants.v	15
9.	2 Ana	llyzer module VHDL Constants File – ParserConstants.vhd	15
10	Sub-n	nodule Descriptions	16
1(	). 1 Uni	fied Flow Key Buffer - UFKB	16
	10.1.1	Symbol	16
	10.1.2	Highlights	16
	10.1.3	Description	16
	10.1.4	Implementation Information	16
	10.1.5	File Names	16
	10.1.6	Pin Descriptions	16
	10.1.6		16
	10.1.6		17
	10.1.6	F === F === = -1.8	17
	10.1.6		18
	10.1.6	and 2 station 2.16 mo interface	18
	10.1.7	Verilog Module	19
• •	10.1.8	VHDL Component	20
IC	0.2 Loo	kup and Update Engine - LUE	21
	10.2.1	Symbol	21
	10.2.2	Highlights	21
	10.2.3	Description	21
	10.2.4	Implementation Information	21
	10.2.5	File Names	21
	10.2.6	Pin Descriptions	21
	10.2.6.	5.8	21
	10.2.6.		21
	10.2.6.		22
	10.2.6.		23
	10.2.7	Verilog Module	23

10.2.8	VHDL Component	22
10.3 An	alyzer CPU Interface and Control - ACIC	24
10.3.1	Symbol	2/
10.3.2	Description	27 2.4
10.3.3	File Names	27 24
10.3.4	Pin Descriptions	24
10.3.4		24
10.3.4	1.2 Host Interface Signals	24
10.3.4		24
10.3.4		25
	Troopsor Mistration Database Interface	26
10.3.5	Verilog Module	26
10.3.6	VHDL Component	26
	w Insertion and Deletion Engine - FIDE	
10.4.1	Symbol	
10.4.2	Highlights	
10.4.3	Description	27
10.4.4	Implementation Information	27
10.4.5	File Names	27
10.4.6	Pin Descriptions	27
10.4.6		27
10.4.6	5.2 Unified Flow Key Buffer Interface	27
10.4.6	5.3 Cache Interface	28
10.4.7	Verilog Module	28
10.4.8	VHDL Component	
10.5 Stat	te Processor Instruction Database - SPID	30
10.5.1	Symbol	30
10.5.2	Highlights	30
10.5.3	Description	30
10.5.4	Implementation Information	30
10.5.5	File Names	30
10.5.6	Pin Descriptions	
10.5.6		
10.5.6		
10.5.6		30
10.5.7		
10.5.7	Verilog Module	
	VHDL Component	31
10.6 Om	fied Memory Controller - UMC	32
	Symbol	32
10.6.2	Highlights	
10.6.3	Description	32
	Implementation Information	
10.6.5	File Names	32
10.6.6	Pin Descriptions	32
10.6.6		32
10.6.6		32
10.6.6		
10.6.7	Verilog Module	
10.6.8	VHDL Component	34
	he	
10.7.1	Symbol	
10.7.2	Highlights	35
10.7.3	Description	
10.7.3		
10.7.4	Implementation Information	36
10.7.5	File Names	36

Confidential

# **CONFIDENTIAL**

10.7.6	Pin Descriptions	36
10.7.6		36
10.7.6		
10.7.6		
10.7.6		
10.7.6		
10.7.6		
10.7.7	Verilog Module	
10.7.8	VHDL Component	39
10.8 Stat	e Processor - SP	40
10.8.1	Symbol	40
10.8.2	Highlights	40
10.8.3	Description	40
10.8.4	Architecture	
10.8.4		
10.8.4		
10.8.4	8 8	
	3.4.3.1 Flag Register Word Definition	
10.8.4		
10.8.4		
10.8.4	,	
10.8.5	Instruction Definitions	
10.8.5		
10.8.5.		
10.8.5.		
10.8.5.	.,	
10.8.5	1	
10.8.5.		
10.8.6	Implementation Information	
10.8.7	File Names	
10.8.8	Pin Descriptions	
10.8.8.		
10.8.8.	,	
10.8.8.		
10.8.8.		
	Verilog Module	
10.8.10	VHDL Component	
Appen	ndix A - Multi-Packet State Processing	45
	lyzar Data Innut Requirements	
11.2 Ana 11.3 State	lyzer Data Input Requirements	45
11.3 State	e-base Traffic Classification	
11.3.1	Session Tracking	
	Server Announcement	
11.3.2.		46
11.3.2.	,	
11.3.3	Port Mapper Operation	
11.3.4	Service Announcement	
11.3.5	In-stream Recognition and Extraction	50

### 1 Introduction

This document is designed to be the repository for all information related to the MeterFlow Accelerator Analyzer Module. This specification is designed to provide the engineer with enough information to fully implement the module. There will be revisions during and after the implementation process that will be reflected in this document.

Each part of this specification describes a different aspect of the module. It concentrates on the interfaces between the analyzer module and the other parts of the system. The other parts of the system include the parser module, the host interface module and importantly the software that models, programs and tests the system The key to a successful implementation is the interfaces between modules and between sub-module and sub-module. Each interface is described in detail. Any changes to the interfaces may affect the entire module and even the entire system. Care must be taken that each interface is understood completely before implementation is begun.

### 2 Technically Elite MeterFlow Accelerator Analyzer Module Highlights

- Flexible Rule-based Traffic Classification
- State-based Tracking of Traffic
- Multiple Packets for Layer Processing
- Internal Cache and Memory Controller
- Direct High Bandwidth (64 bit) Memory Interface
- SG/SDRAM Support
- Programmable Rules/State Processor
- Selectable Protocols in Flows
- Future Protocols Support
- Scalable System Design



### 3 Architectural Overview

The analyzer module consists five major sub-modules with several supporting sub-modules. The major sub-modules are the flow lookup/update engine, the flow insertion and deletion engine, the state processor, the cache, and the unified memory controller. Each of these sub-modules work in parallel to create and update flows.

As a flow key enters the analyzer, the lookup engine attempts to find it in the flow database. If the flow exists, the lookup engine retrieves the flow from the cache. It then makes a decision based on the state information included in the flow entry to either send it to the state processor or not. In either case it updates the flow entry. This updating consists of adding values to counters in the flow database entry. If a flow does not exist, the state processor sends the flow key to the flow insertion and deletion engine which adds the flow to the database.

The state processor updates the flow based on the current state and the flow key information. The state processor processes single and multi packet protocol recognition. It may have to search through a series of possible states to determine the flow's actual state. The result of the state processor's processing is a consolidated flow entry. For example, a PointCast session will open multiple conversations that on a packet by packet basis look like separate flows. Since each conversation is merely a subflow under the PointCast master flow, a single flow that consolidates all of the information for the flow is desired.

The unified memory controller can be setup to work with various configurations of SDRAM or SGRAM. It also controls the SRAM tag memory for shadowing of flow entries.

The cache is used to optimize memory bandwidth. On a typical network the packets will have a certain amount of congruity. This means that the cache can have a high hit rate with.




### 3.1 Flow Database

The Flow Database consists of a series of 128 byte entries. Each entry completely describes a flow. The format and information contained in the flow is described in section xxx. The database is organized into buckets. Each bucket contains n flow entries. N is determined by the designer. Buckets are accessed via a hash value created by the Parser based on information in the packet. This hash spreads the flows across the database and is based on a proprietary Technically Elite algorithm. This method allows fast look up of an entry while allowing for shallower buckets. The designer selects the bucket depth based on the amount of memory attached to the analyzer and the number of bits of the hash value used. For example, for 128k flow entries 16 Megabytes are required. Using a 16 bit hash gives two entries per bucket. This has been empirically shown to be more than adequate for the vast majority of cases.




### 3.1.1 Extracted Input Data from Parser Diagram




### 3.1.2 Flow Entry Description

### 3.2 Architectural Block Diagram



### 4 Top Level MeterFlow Accelerator Analyzer Module Symbol



# 5 MeterFlow Accelerator Analyzer Module Top Level Pin Descriptions

5.1.1.1	General Interface Signals			
Signal	Dir	Width	Description	
Reset_N	IN	1	Reset - active low.  When this signal is active the analyzer sets it's registers to their default condition and suspends operation. It will only respond to host access cycles.	
MCLK	IN	1	Module Clock. All internal and external transfers except for memory transfers are synchronized by this signal.	

5.1.1.2 N	5.1.1.2 Memory Interface				
Signal	Dir	Width	Description		
MemClkIn	IN	1	Memory clock in. This signal is used to generate the memory interface timing.		
MemRAS_N	OUT	*	Memory Row Address Strobe bus – active low. * uses AN_MEM_RASWIDTH		
MemCAS_N	OUT	*	Memory Column Address Strobe bus— active low.  * uses AN_MEM_CASWIDTH		
MemClkEn	OUT	1	Memory Clock Enable.  Some memories require this signal to be disabled for a certain amount of time after reset.		
MemClkOut	OUT	1	Memory Clock Out. This signal is used by synchronous memory for all operations. MemClkIn is buffered and sent out on this pin. This helps reduce skew between this clock and the other signals.		
MemWR_N	OUT	1	Memory Write – active low.		
MemBA	OUT	1	Memory Bank Address. Used by multi-bank memory to select the bank the current operation is to operate on.		
MemDSF	OUT	1	Memory Special Function select.		
MemByteEn_N	OUT	*	Memory Byte Enable bus—active low. * uses AN_MEM_BEWIDTH		
MemAddress	OUT	*	Memory Address bus. * uses AN_MEM_AWIDTH		
MemDataIn	IN	*	Memory Data Input bus.  * uses AN_MEM_DWIDTH		
MemDataOut	OUT	*	Memory Data Output bus.  * uses AN_MEM_DWIDTH		

5.1.1.2	Memory Interface				
Signal	Dir	Width	Description		
MemDirRead	OUT	1	Memory Data bus Direction is Read.  This signal is used to control the tri-state enable on the bidirectional memory data bus. If MemDirRead is active data is coming into the analyzer from the memory. If it is inactive the analyzer is driving data out to the memory.		

Signal	Dir	Width	Description
AnalyzerSel_N	IN	1	Host interface Analyzer Select - active low.  AnalyzerSel_N is sampled on the rising edge of MCLK. If it is active, it signifies that the external host is attempting to access the analyzer.
HostWrite	IN	1	Write. Write is sampled on the rising edge of MCLK. This signal is only valid when AnalyzerSel_N is active. If this signal is active, the host is attempting to write to the analyzer. Inactive this signal sign signifies a read from the analyzer. It should also be used to control the direction of the host data bus if it is bidirectional.
HostBlast_N	IN	1	Burst Last – active low.  HostBlast_N is sampled on the rising edge of MCLK.  HostBlast_N tells the analyzer that the current transfer is the last transfer in this burst.
HostWait_N	IN	1	Wait – active low.  HostWait_N is sampled on the rising edge of MCLK. The host asserts HostWait_N when it wishes to slow transfers between itself and the analyzer. This could also be used by additional interface logic to slow transfers so it can multiplex the bus down to a smaller size without additional FIFOs. If wait is active, HostReady_N is blocked.
AnaHostReady_N	OUT	1	Analyzer to Host Ready – active low.  AnaHostReady _N should be sampled on the rising edge of MCLK. The analyzer returns AnaHostReady _N when the current cycle is completed. For a write operation,  AnaHostReady _N means that the HostDataIn bus has been latched. For a read operation AnaHostReady _N means that the requested data is on the HostDataOut bus and is valid.  AnaHostReady _N is blocked by HostWait_N.
HostAddress	IN	*	Host Address bus. HostAddress is sampled on the rising edge of MCLK if AnalizerSel_N is active. This bus defines the first address in this burst to access in the 32 Megabyte address space of the analyzer. See Section x.x.x for the Address Utilization Map. * Uses AN_HOST_AWIDTH
HostByteEn_N	IN	*	Host Byte Enable bus – Active low.  HostWait_N is sampled on the rising edge of MCLK.  * Uses AN_HOST_BEWIDTH



Confidential

5.1.1.3 Host Interface Signals				
Signal	Dir	Width	Description	
HostDataIn	IN	*	Host Data Input bus.  HostDataIn is sampled on the rising edge of MCLK if HostWrite is active and HostWait_N is inactive.  * Uses AN_HOST_DWIDTH	
AnaHostDataOut	OUT	*	Analyzer Host Data Output bus.  AnaHostDataOut should be sampled on the rising edge of MCLK. Data on this bus is valid during a read cycle when AnaHostReady _N is active.  * Uses AN_HOST_DWIDTH	

5.1.1.4 Parser Interface					
Signal	Dir	Width	Description		
AnalyzerReady	OUT	1	Analyzer Ready.  This signal tells the parser that the analyzer can accept data.		
AnalyzerAbort	OUT	1	Analyzer Abort. This signal tells the parser that the analyzer does not need any more of the flow key.		
ParserKeyDelim	IN	1	Parser Key Delimiter. The ParserKeyDelim signal becomes active when the first quadword of a new key is ready to transfer to the analyzer. It goes inactive when the last quadword of the key is transferred or AnalyzerAbort Is active.		
ParserDataAvail	IN	1	Parser Data Available.  If this signal is active the data on the ParserData bus is valid.		
ParserData	IN	*	Parser Data bus.		

5.1.1.5	Known Flow Interface			
Signal	Dir	Width	Description	
PacketRef	OUT	*	Packet Reference number bus.  This bus outputs the packet reference number copied from the UFKB.  * Uses AN_FR_WIDTH	
Protocol	OUT	*	Protocol bus.  This bus outputs the highest level protocol the State Processor has determined the packet contains.  * Uses AN_APP_WIDTH	
KnownFlowStb	OUT	1	Known Flow Strobe.  When this signal is active, the data on the PacketRef and the Protocol busses are valid.	



- 6 MeterFlow Accelerator Analyzer Module Top Level VHDL Entity
- 7 MeterFlow Accelerator Analyzer Module Top Level Verilog Module
- 8 MeterFlow Accelerator Analyzer Module Top Level Schematic

Insert Schematic Here

### 9 Analyzer Module Constants Files

The analyzer module constants files contain a list of constants used to allow rapid configuration of the module. For example the size of the Analyzer's input buffer data bus:

### Verilog

'define AN\_UFKB\_DWIDTH 64 // Unified Flow Key Buffer Data Bus Width

### **VHDL**

constant AN\_UFKB\_DWIDTH: integer := 64; -- Unified Flow Key Buffer Data Bus Width

### 9.1 Analyzer module Verilog Constants File - ParserConstants.v

Insert AnalyzerConstants.v here

### 9.2 Analyzer module VHDL Constants File - ParserConstants.vhd

Insert AnalyzerConstants.vhd here



### 10 Sub-module Descriptions

### 10.1 Unified Flow Key Buffer - UFKB

10.1.1 Symbol

### 10.1.2 Highlights

- Scaleable implementation
- Can be build from four separate dual port RAM cells
- Wraps either RAM instantiation or can be synthesized latches
- Separate read and write interfaces

### 10.1.3 Description

The Unified Flow Key Buffer is a wrapper for the buffers that are used to store the flow keys from the Parser and modified flow keys from the Lookup and Update Engine and the State Processor. It is four ported with separate read and write interfaces. The four connections are to the Parser/Parser Interface Control, the Lookup and Update Engine, the State Processor and the Flow Insertion and Deletion Engine. In the Unified Flow Key Buffer logic hides from the interface which of the buffers is being accessed.

When the first word of the flow key arrives from the Parser, the Lookup and Update Engine is notified. The Lookup and Update Engine places the first address it wants on the LUEnUFKBAdd bus and asserts LUEnUFKBRdReq. If the address requested is in the buffer the Unified Flow Key Buffer asserts UFKBuLUERdy. If not it waits for either the data to arrive or the transfer is terminated. Once the Lookup and Update Engine finishes processing the flow key it asserts LUEDone. At the same time it will assert LUEHoldBuf. LUEHoldBuf tells the system that the buffer is to be sent to the State Processor.

The State Processor and Flow Insertion and Deletion Engine have similar interfaces except that the data is assumed to be already in the buffer so no ready is returned. Also Flow Insertion and Deletion Engine has no need to hold the buffer for another process so that once **FIDEDone** is asserted the buffer is freed.

### 10.1.4 Implementation Information

The module can be synthesized or RAM cells can be instantiated into the wrapper. The instantiated RAM should be four separate dual ported RAM cells.

The RAM must complete a write or read in a single cycle with simultaneous read and write to SEPARATE locations.

### 10.1.5 File Names

Top: UFKB.v(hd)

Uses: AnalyzerConstants.v(hd), Generic4PortRAM.v(hd)

### 10.1.6 Pin Descriptions

10.1.6.1	General Inter	face Signals		
Signal	Dir	Width	Description	



# **Technically Elite**

Confidential

# **CONFIDENTIAL**

10.1.6.1	General Interface Signals					
Signal	Dir	Width	Description			
Reset_N	IN	1	Reset - active low.			
MCLK	IN	1	Module Clock.			
AnalyzerEn	IN	1	Analyzer Enable bit from the control register			

Signal	Dir	Width	Description
AnalyzerReady	OUT	1	Analyzer Ready.  This signal tells the parser that the analyzer can accept data.
AnalyzerAbort	OUT	1	Analyzer Abort.  This signal tells the parser that the analyzer does not need any more of the flow key. It is generated if the Lookup and Update Engine asserts LUEDone and not LUEHoldBuf before ParserKeyDelim goes inactive.
ParserKeyDelim	IN	1	Parser Key Delimiter.  The ParserKeyDelim signal becomes active when the first word of a new key is ready to transfer to the analyzer. It goes inactive when the last word of the key is transferred.
ParserDataAvail	IN	1	Parser Data Available.  If this signal is active, the data on the <b>ParserData</b> bus is valid.

10.1.6.3 Lookup and Update Engine Interface				
Signal	Dir	Width	Description	
UFKBuLUEData	OUT	*	Unified Flow Key Buffer to Lookup and Update Engine read Data bus.  * Uses AN_UFKB_DWIDTH	
LUEnUFKBData	IN	*	Lookup and Update Engine to Unified Flow Key Buffer write Data bus.  * Uses AN_ UFKB _DWIDTH	
LUEnUFKBAdd	IN	*	Lookup and Update Engine to Unified Flow Key Buffer Address bus.  * Uses AN_ UFKB _AWIDTH	
FlowKeySt	OUT	1	Flow Key Start. This signal tells the Lookup and Update Engine that the Unified Flow Key Buffer module has placed the first word of a flow key buffer.	
UFKBuLUERdy	OUT	1	Unified Flow Key Buffer to Lookup and Update Engine Ready.	
UFKBuLUEErr	OUT	1	Unified Flow Key Buffer to Lookup and Update Engine Error. Asserted if a read request times out.	
LUEnUFKBRdReq	IN	1	Lookup and Update Engine to Unified Flow Key Buffer Real Request.	
LUEnUFKBWrStb	IN	1	Lookup and Update Engine to Unified Flow Key Buffer Write Strobe.	



Confidential

10.1.6.3 Lookup and Update Engine Interface				
Signal	Dir	Width	Description	
LUEDone	IN	1	Lookup and Update Engine Done. This input is used to tell the Unified Flow Key Buffer that the Lookup and Update Engine has finished with the current flow. The Unified Flow Key Buffer also uses this signal to increment it's internal pointer so that the next address from Lookup and Update Engine will point to the next flow buffer.	
LUEHoldBuf	IN	1	Lookup and Update Engine Hold Buffer.  This input is used to tell the Unified Flow Key Buffer that the Lookup and Update Engine is transferring processing of this buffer to the State Processor.	

10.1.6.4 State Processor Interface				
Signal	Dir	Width	Description	
UFKBuSPData	OUT	*	Unified Flow Key Buffer to State Processor read Data bus.  * Uses AN_UFKB_AWIDTH	
SPrUFKBData	IN	*	State Processor to Unified Flow Key Buffer write Data bus.  * Uses AN_ UFKB _AWIDTH	
SPrUFKBAdd	IN	*	State Processor to Unified Flow Key Buffer Address bus.  * Uses AN_ UFKB _AWIDTH	
SPFlowKeyAv	OUT	1	State Processor Flow Key Available. This signal tells the State Processor that the Unified Flow Key Buffer module a flow key for it to process.	
SPrUFKBWrStb	IN	1	State Processor to Unified Flow Key Buffer Write Strobe.	
SPDone	IN	1	State Processor Done. This input is used to tell the Unified Flow Key Buffer that the State Processor has finished with the current flow. The Unified Flow Key Buffer also uses this signal to increment it's internal pointer so that the next address from State Processor will point to the next flow buffer.	
SPHoldBuf	IN	1	State Processor Hold Buffer. This input is used to tell the Unified Flow Key Buffer that the State Processor is transferring processing of this buffer to the Flow Insertion and Deletion Engine.	

Signal	Dir	Width	<b>Description</b>
<b>UFKBuFIDEData</b>	OUT	*	Unified Flow Key Buffer to Flow Insertion and Deletion
	İ		Engine read Data bus.
			* Uses AN_UFKB_AWIDTH
FIDEnUFKBAdd	IN	*	Flow Insertion and Deletion Engine to Unified Flow Key
			Buffer Address bus.
			* Uses AN_ UFKB _AWIDTH
FIDEFlowKeyAv	OUT	1	Flow Insertion and Deletion Engine Flow Key Available.
·			This signal tells the Flow Insertion and Deletion Engine tha
			the Unified Flow Key Buffer module a flow key for it to
			process.



10.1.6.5 Flow Insertion and Deletion Engine Interface				
Signal	Dir	Width	Description	
FIDEDone	IN	1	Flow Insertion and Deletion Engine Done. This input is used to tell the Unified Flow Key Buffer that the Flow Insertion and Deletion Engine has finished with the current flow. The Unified Flow Key Buffer also uses this signal to increment it's internal pointer so that the next address from Flow Insertion and Deletion Engine will point to the next flow buffer.	

### 10.1.7 Verilog Module

```
module UFKB(Reset_N, MCLK ,AnalyzerEn ,AnalyzerReady ,AnalyzerAbort
,ParserKeyDelim ,ParserDataAvail ,UFKBuLUEData ,LUEnUFKBData
,LUEnUFKBAdd ,FlowKeySt ,UFKBuLUERdy ,UFKBuLUEErr ,LUEnUFKBRdReq
,LUEnUFKBWrStb ,LUEDone ,LUEHoldBuf ,UFKBuSPData ,SPrUFKBData
,SPrUFKBAdd ,SPFlowKeyAv ,SPrUFKBWrStb ,SPDone ,SPHoldBuf ,UFKBuFIDEData
,FIDEnUFKBAdd ,FIDEFlowKeyAv ,FIDEDone);
// General Interface Interface
input Reset_N;
input MCLK;
input AnalyzerEn;
// Parser Interface
output AnalyzerReady;
output AnalyzerAbort;
input ParserKeyDelim;
input ParserDataAvail;
// Lookup and Update Engine Interface
output [`AN_UFKB_DWIDTH-1 : 0] UFKBuLUEData;
input [`AN_UFKB_DWIDTH-1 : 0] LUEnUFKBData;
input [`AN_UFKB_AWIDTH-1 : 0] LUEnUFKBAdd;
output FlowKeySt;
output UFKBuLUERdy;
output UFKBuLUEErr;
input LUEnUFKBRdReg:
input LUEnUFKBWrStb;
input LUEDone;
input LUEHoldBuf;
// State Processor Interface
output [`AN_UFKB_DWIDTH-1 : 0] UFKBuSPData;
input [`AN_UFKB_DWIDTH-1 : 0] SPrUFKBData;
input [`AN_UFKB_AWIDTH-1 : 0] SPrUFKBAdd;
output SPFlowKeyAv;
input SPrUFKBWrStb;
input SPDone;
input SPHoldBuf;
// Flow Insertion and Deletion Engine
output [`AN_UFKB_DWIDTH-1 : 0] UFKBuFIDEData;
input [`AN_UFKB_AWIDTH-1 : 0] FIDEnUFKBAdd;
```

# **Technically Elite**

# **CONFIDENTIAL**

output FIDEFlowKeyAv;
input FIDEDone;

10.1.8 VHDL Component



### 10.2 Lookup and Update Engine - LUE

### 10.2.1 Symbol

### 10.2.2 Highlights

- Looks up flow entries
- Compares flow key from parser to flow entries
- Updates packet count and byte count tables
- 64 bit byte count adder with early out
- Checks flow state to see if processing by the state processor is required

### 10.2.3 Description

The Lookup and Update Engine begins processing as soon as a flow key arrives from the parser. The first transfer from the parser contains a hash value that is used as an offset into the flow entry database. The LUE checks the entry to see if it matches the flow key by comparing the unique identification for that flow. If there is a match, the LUE updates the counters for the flow entry. The LUE also check the entry's flow state to see if the flow key needs to be sent to the state processor.

The Lookup and Update Engine also outputs on a special data bus, two 16 bit values. One value is a word from the flow key that can be a packet identifier or any thing else the design wants. The other is the protocol identifier for the flow. This can be programmed to output this data on every packet or only for packets that the corresponding flow is in the IDENTIFIED state.

### 10.2.4 Implementation Information

### 10.2.5 File Names

Top: LUE.v(hd)

Uses: AnalyzerConstants.v(hd)

### 10.2.6 Pin Descriptions

10.2.6.1	General Interface Signals				
Signal	Dir	Width	Description		
Reset_N	IN	1	Reset - active low.		
MCLK	IN	1	Module Clock.		
AnalyzerEn	IN	1	Analyzer Enable bit from the control register		

10.2.6.2 Unified Flow Key Buffer Interface				
Signal	Dir	Width	Description	
UFKBuLUEData	IN	*	Unified Flow Key Buffer to Lookup and Update Engine read Data bus. * Uses AN_UFKB_DWIDTH	



Confidential

10.2.6.2 Unifi	10.2.6.2 Unified Flow Key Buffer Interface				
Signal	Dir	Width	Description		
LUEnUFKBData	OUT	*	Lookup and Update Engine to Unified Flow Key Buffer write Data bus. * Uses AN_ UFKB _DWIDTH		
LUEnUFKBAdd	OUT	*	Lookup and Update Engine to Unified Flow Key Buffer Address bus.  * Uses AN_ UFKB _AWIDTH		
FlowKeySt	IN	1	Flow Key Start. This signal tells the Lookup and Update Engine that the Unified Flow Key Buffer module has placed the first word of a flow key buffer.		
UFKBuLUERdy	IN	1	Unified Flow Key Buffer to Lookup and Update Engine Ready.		
UFKBuLUEErr	IN	1	Unified Flow Key Buffer to Lookup and Update Engine Error. Asserted if a read request times out.		
LUEnUFKBRdReq	OUT	1	Lookup and Update Engine to Unified Flow Key Buffer Read Request.		
LUEnUFKBWrStb	OUT	1	Lookup and Update Engine to Unified Flow Key Buffer Write Strobe.		
LUEDone	OUT	1	Lookup and Update Engine Done. This input is used to tell the Unified Flow Key Buffer that the Lookup and Update Engine has finished with the current flow. The Unified Flow Key Buffer also uses this signal to increment it's internal pointer so that the next address from Lookup and Update Engine will point to the next flow buffer.		
LUEHoldBuf	OUT	1	Lookup and Update Engine Hold Buffer.  This input is used to tell the Unified Flow Key Buffer that the Lookup and Update Engine is transferring processing of this buffer to the State Processor.		

Signal	Dir	Width	Description
CaLUEReady	IN	1	Cache to Lookup Engine Ready.  This signal tells the Lookup Engine that during a read, the data on the CaLUEData bus is valid and during a write that the Cache has latched the data on the LUEnCaData bus.
CaLUEData	IN	*	Cache to Lookup Engine Data bus.  * Uses AN_CA_DWIDTH
LUEnCaData	OUT	*	Lookup Engine to Cache Data bus.  * Uses AN_CA_DWIDTH
LUEAdd	OUT	*	Lookup Engine to Cache Address bus.  * Uses AN_CA_AWIDTH
LUEMemReq	OUT	1	Lookup Engine Memory Request.  If this signal is active, the address on the LUEAdd bus is valid.
LUEMemWr	OUT	1	Lookup Engine Memory Write.  If this signal is active, the current transaction is a write



10.2.6.4 Known Flow Interface					
Signal	Dir	Width	Description		
PacketRef	OUT	*	Packet Reference number bus. This bus outputs the packet reference number copied from the UFKB. * Uses AN_FR_WIDTH		
Protocol	OUT	*	Protocol bus.  This bus outputs the highest level protocol the State Processor has determined the packet contains.  * Uses AN_PRO_WIDTH		
KnownFlowStb	OUT	1	Known Flow Strobe.  When this signal is active, the data on the PacketRef and the Protocol busses are valid.		

### 10.2.7 Verilog Module

```
module LUE(Reset_N, MCLK ,AnalyzerEn ,UFKBuLUEData ,LUEnUFKBData
,LUEnUFKBAdd ,FlowKeySt ,UFKBuLUERdy ,UFKBuLUEErr ,LUEnUFKBRdReq
,LUEnUFKBWrStb ,LUEDone ,LUEHoldBuf ,CaLUEData ,LUEnCaData ,LUEAdd
,LUEMemReq ,LUEMemWr);
// General Interface Interface
input Reset_N;
input MCLK:
input AnalyzerEn;
// Unified Flow Key Buffer Interface
input [`AN_UFKB_DWIDTH-1 : 0] UFKBuLUEData:
output [`AN_UFKB_DWIDTH-1 : 0] LUEnUFKBData;
output [`AN_UFKB_AWIDTH-1 : 0] LUEnUFKBAdd;
input FlowKeySt;
input UFKBuLUERdy:
input UFKBuLUEErr:
output LUEnUFKBRdReq;
output LUEnUFKBWrStb;
output LUEDone;
output LUEHoldBuf:
// Cache Interface
input CalUEReady;
input [`AN_CA_DWIDTH-1 : 0] CalUEData;
output [`AN_CA_DWIDTH-1 : 0] LUEnCaData;
output [`AN_CA_AWIDTH-1 : 0] LUEAdd;
output LUEMemReg;
output LUEMemWr;
// Known Flow Interface
output [`AN_FR_WIDTH-1 : 0] PacketRef;
output [`AN_PRO_WIDTH-1 : 0] Protocol;
output KnownFlowStb;
```

### 10.2.8 VHDL Component



### 10.3 Analyzer CPU Interface and Control - ACIC

### 10.3.1 Symbol

### 10.3.2 Description

The Analyzer CPU Interface Control module controls the communication between the external CPU and the Analyzer. The ACIC contains MUX's for the CPU read back path. It also contains the control register for the Analyzer.

### 10.3.3 File Names

Top: ACIC.v(hd)

Uses: AnalyzerConstants.v(hd)

### 10.3.4 Pin Descriptions

10.3.4.1	General Interface Signals				
Signal	Dir	Width	Description		
Reset_N	IN	1	Reset - active low.		
MCLK	IN	1	Module Clock.		
AnalyzerEn	OUT	1	Analyzer Enable bit from the control register		

10.3.4.2 He	10.3.4.2 Host Interface Signals					
Signal	Dir	Width	Description			
AnalyzerSel_N	IN	1	Host interface Analyzer Select - active low.  AnalyzerSel_N is sampled on the rising edge of MCLK. If it is active, it signifies that the external host is attempting to access the analyzer.			
HostWrite	IN	1	Write. Write is sampled on the rising edge of MCLK. This signal is only valid when AnalyzerSel_N is active. If this signal is active, the host is attempting to write to the analyzer. Inactive this signal sign signifies a read from the analyzer. It should also be used to control the direction of the host data bus if it is bidirectional.			
HostBlast_N	IN	1	Burst Last – active low.  HostBlast_N is sampled on the rising edge of MCLK.  HostBlast_N tells the analyzer that the current transfer is the last transfer in this burst.			
HostWait_N	IN	1	Wait – active low.  HostWait_N is sampled on the rising edge of MCLK. The host asserts HostWait_N when it wishes to slow transfers between itself and the analyzer. This could also be used by additional interface logic to slow transfers so it can multiplex the bus down to a smaller size without additional FIFOs. If wait is active, HostReady_N is blocked.			



Confidential

10.3.4.2 Host	Interfac	e Signals		
Signal	Dir	Width	Description	
AnaHostReady_N	OUT	1	Analyzer to Host Ready – active low.  AnaHostReady _N should be sampled on the rising edge of MCLK. The analyzer returns AnaHostReady _N when the current cycle is completed. For a write operation,  AnaHostReady _N means that the HostDataIn bus has been latched. For a read operation AnaHostReady _N means that the requested data is on the HostDataOut bus and is valid.  AnaHostReady _N is blocked by HostWait_N.	
HostAddress	IN	*	Host Address bus. HostAddress is sampled on the rising edge of MCLK if AnalizerSel_N is active. This bus defines the first address in this burst to access in the 32 Megabyte address space of the analyzer. See Section x.x.x for the Address Utilization Map. * Uses AN_HOST_AWIDTH	
HostByteEn_N	IN	*	Host Byte Enable bus – Active low.  HostWait_N is sampled on the rising edge of MCLK.  * Uses AN_HOST_BEWIDTH	
HostDataIn	IN	*	Host Data Input bus.  HostDataIn is sampled on the rising edge of MCLK if HostWrite is active and HostWait_N is inactive.  * Uses AN_HOST_DWIDTH	
AnaHostDataOut	OUT	*	Analyzer Host Data Output bus.  AnaHostDataOut should be sampled on the rising edge of MCLK. Data on this bus is valid during a read cycle when AnaHostReady _N is active.  * Uses AN_HOST_DWIDTH	

Signal	Dir	Width	Description
CaACICReady	IN	1	Cache to Analyzer CPU Interface Control Ready.  This signal tells the Analyzer CPU Interface Control that during a read, the data on the CaACICData bus is valid and during a write that the Cache has latched the data on the ACICnCaData bus.
CaACICData	IN	*	Cache to Analyzer CPU Interface Control Data bus.  * Uses AN_CA_DWIDTH
ACICoCaData	OUT	*	Analyzer CPU Interface Control to Cache Data bus.  * Uses AN_CA_DWIDTH
ACICAdd	OUT	*	Analyzer CPU Interface Control to Cache Address bus.  * Uses AN_CA_AWIDTH
ACICMemReq	OUT	1	Analyzer CPU Interface Control Memory Request.  If this signal is active, the address on the ACICAdd bus is valid.
ACICMemWr	OUT	1	Analyzer CPU Interface Control Memory Write.  If this signal is active, the current transaction is a write



10.3.4.4 State Processor Instruction Database Interface				
Signal	Dir	Width	Description	
ACICoSPIDWr	OUT	1	Analyzer CPU Interface Control to State Processor Instruction Database Write Strobe	
ACICoSPIDAdd	OUT	*	Analyzer CPU Interface Control to State Processor Instruction Database Address bus * uses AN_SPID_AWIDTH	
SPIDData	IN	*	State Processor Instruction Database Data bus * uses AN_SPID_DWIDTH	
ACICoSPIDData	OUT	*	Analyzer CPU Interface Control to State Processor Instruction Database Data bus * uses AN_SPID_DWIDTH	

### 10.3.5 Verilog Module

```
module ACIC(Reset_N, MCLK ,AnalyzerEn ,AnalyzerSel_N ,HostWrite
, \verb|HostBlast_N| , \verb|HostWait_N| , \verb|AnaHostReady_N| , \verb|HostAddress| , \verb|HostByteEn_N| \\
,HostDataIn ,AnaHostDataOut ,CaACICReady ,CaACICData ,ACICoCaData
,ACICAdd , ACICMemReq ,ACICMemWr ,ACICoSPIDWr ,ACICoSPIDAdd ,SPIDData
,ACICoSPIDData);
// General Interface Interface
input Reset_N;
input MCLK:
output AnalyzerEn;
// Host Interface
input AnalyzerSel_N;
input HostWrite:
input HostBlast_N;
input HostWait_N;
output AnaHostReady_N;
input [`AN_HOST_AWIDTH-1 : 0] HostAddress;
input [`AN_HOST_BEWIDTH-1 : 0] HostByteEn_N;
input [`AN_HOST_DWIDTH-1 : 0] HostDataIn;
output [`AN_HOST_DWIDTH-1 : 0] AnaHostDataOut:
// Cache Interface
input CaACICReady;
input [`AN_CA_DWIDTH-1 : 0] CaACICData;
output [`AN_CA_DWIDTH-1 : 0] ACICoCaData:
output [`AN_CA_AWIDTH-1 : 0] ACICAdd;
output ACICMemReg;
output ACICMemWr;
// State Processor Instruction Database Interface
output ACICoSPIDWr;
output [`AN_SPID_AWIDTH-1 : 0] ACICoSPIDAdd;
input [`AN_SPID_DWIDTH-1 : 0] SPIDData;
output [`AN_SPID_DWIDTH-1 : 0] ACICoSPIDData;
```

### 10.3.6 VHDL Component



### 10.4 Flow Insertion and Deletion Engine - FIDE

### 10.4.1 Symbol

### 10.4.2 Highlights

- Maintains flow entry database
- Deletes and inserts flows based on a LRU algorithm
- Builds flows from flow key and State Processor instructions

### 10.4.3 Description

The Flow Insertion and Deletion Engine maintains the flow entry database. Flows are grouped into buckets by hash value. When a new flow needs to be inserted first the FIDE sees which of the entries in the corresponding bucket is the oldest. It then builds the flow entry from the flow key and State Processor instructions. Finally it places the entry in the database.

### 10.4.4 Implementation Information

### 10.4.5 File Names

Top: FIDE.v(hd)

Uses: AnalyzerConstants.v(hd)

### 10.4.6 Pin Descriptions

10.4.6.1	General Interface Signals				
Signal	Dir	Width	Description		
Reset_N	IN	1	Reset - active low.		
MCLK	IN	1	Module Clock.		
AnalyzerEn	IN	1	Analyzer Enable bit from the control register		

10.4.6.2 Unified Flow Key Buffer Interface					
Signal	Dir	Width	Description		
UFKBuFIDEData	IN	*	Unified Flow Key Buffer to Flow Insertion and Deletion Engine read Data bus.  * Uses AN_UFKB_AWIDTH		
FIDEnUFKBAdd	OUT	*	Flow Insertion and Deletion Engine to Unified Flow Key Buffer Address bus.  * Uses AN_ UFKB _AWIDTH		
FIDEFlowKeyAv	IN	1	Flow Insertion and Deletion Engine Flow Key Available. This signal tells the Flow Insertion and Deletion Engine that the Unified Flow Key Buffer module a flow key for it to process.		



# **Technically Elite**

# CONFIDENTIAL

10.4.6.2	10.4.6.2 Unified Flow Key Buffer Interface					
Signal	Dir	Width	Description			
FIDEDone	OUT	1	Flow Insertion and Deletion Engine Done. This input is used to tell the Unified Flow Key Buffer that the Flow Insertion and Deletion Engine has finished with the current flow. The Unified Flow Key Buffer also uses this signal to increment it's internal pointer so that the next address from Flow Insertion and Deletion Engine will point to the next flow buffer.			

10.4.6.3 Cache Interface					
Signal	Dir	Width	Description		
CaFIDEReady	IN	1	Cache to Flow Insertion and Deletion Engine Ready. This signal tells the Flow Insertion and Deletion Engine that during a read, the data on the CaFIDEData bus is valid and during a write that the Cache has latched the data on the FIDEnCaData bus.		
CaFIDEData	IN	*	Cache to Flow Insertion and Deletion Engine Data bus.  * Uses AN_CA_DWIDTH		
FIDEnCaData	OUT	*	Flow Insertion and Deletion Engine to Cache Data bus.  * Uses AN_CA_DWIDTH		
FIDEAdd	OUT	*	Flow Insertion and Deletion Engine to Cache Address bus.  * Uses AN_CA_AWIDTH		
FIDEMemReq	OUT	1	Flow Insertion and Deletion Engine Memory Request. If this signal is active, the address on the FIDEAdd bus is valid.		
FIDEMemWr	OUT	1	Flow Insertion and Deletion Engine Memory Write.  If this signal is active, the current transaction is a write		

module FIDE(Reset\_N, MCLK ,AnalyzerEn ,UFKBuFIDEData ,FIDEnUFKBAdd

### 10.4.7 Verilog Module

```
,FIDEFlowKeyAv ,FIDEDone ,CaFIDEData ,FIDEnCaData ,FIDEAdd ,FIDEMemReq ,FIDEMemWr);

// General Interface Interface input Reset_N; input MCLK; input AnalyzerEn; 
// Unified Flow Key Buffer Interface input [`AN_UFKB_DWIDTH-1 : 0] UFKBuFIDEData; 
output [`AN_UFKB_AWIDTH-1 : 0] FIDEnUFKBAdd; 
input FIDEFlowKeyAv; 
output FIDEDone; 
// Cache Interface input CaFIDEReady; 
input [`AN_CA_DWIDTH-1 : 0] CaFIDEData; 
output [`AN_CA_DWIDTH-1 : 0] FIDEnCaData; 
output [`AN_CA_DWIDTH-1 : 0] FIDEnCaData;
```



# **Technically Elite**

# **CONFIDENTIAL**

output [`AN\_CA\_AWIDTH-1 : 0] FIDEAdd; output FIDEMemReq; output FIDEMemWr;

10.4.8 VHDL Component



### 10.5 State Processor Instruction Database - SPID

### 10.5.1 Symbol

### 10.5.2 Highlights

- Scaleable implementation
- Wraps either RAM or ROM instantiation or can be synthesized latches

### 10.5.3 Description

The State Processor Instruction Database module is a wrapper for the storage medium used to hold the State Processor Instruction database. Only the CPU can write this memory. The CPU interface is active if **AnalyzerEn** is active.

### 10.5.4 Implementation Information

The module can be synthesized or a RAM or ROM cell can be instantiated into the wrapper.

### 10.5.5 File Names

Top: SPID.v(hd)

Uses: AnalyzerConstants.v(hd)

### 10.5.6 Pin Descriptions

10.5.6.1	General Interface Signals				
Signal	Dir	Width	Description		
Reset_N	IN	1	Reset - active low.		
MCLK	IN	1	Module Clock.		
AnalyzerEn	IN	1	Analyzer Enable bit from the control register		

Signal	Dir	Width	Description
ACICoSPIDWr	IN	1	Analyzer CPU Interface Control to State Processor Instruction Database Write Strobe
ACICoSPIDAdd	IN	*	Analyzer CPU Interface Control to State Processor Instruction Database Address bus * uses AN_SPID_AWIDTH
SPIDData	OUT	*	State Processor Instruction Database Data bus * uses AN_SPID _DWIDTH
ACICoSPIDData	IN	*	Analyzer CPU Interface Control to State Processor Instruction Database Data bus * uses AN_SPID_DWIDTH



# **Technically Elite**

### CONFIDENTIAL

10.5.6.3	State Processor Interface			
Signal	Dir	Width	Description	
SPrSPIDAdd	IN	*	State Processor to State Processor Instruction Database Address bus * uses AN_SPID_AWIDTH	

### 10.5.7 Verilog Module

```
module SPID(Reset_N, MCLK ,AnalyzerEn ,ACICoSPIDWr ,ACICoSPIDAdd ,SPIDData ,ACICoSPIDData ,SPrSPIDAdd);

// General Interface Interface  
input Reset_N;  
input MCLK;  
input AnalyzerEn;  
// Analyzer CPU Interface Control Interface  
input ACICoSPIDWr;  
input [`AN_SPID_AWIDTH-1 : 0] ACICoSPIDAdd;  
output [`AN_SPID_DWIDTH-1 : 0] SPIDData;  
input [`AN_SPID_DWIDTH-1 : 0] ACICoSPIDData;  
// State Processor Interface  
input [`AN_SPID_AWIDTH-1 : 0] SPrSPIDAdd;
```

### 10.5.8 VHDL Component



### 10.6 Unified Memory Controller - UMC

### 10.6.1 Symbol

### 10.6.2 Highlights

- Supports Both SDRAM and SGRAM
- Maintains RAM refresh

### 10.6.3 Description

The Unified Memory Controller module controls the caches' access to the flow database contained in external RAM. Synchronous DRAM is controlled through a series of instructions feed to the RAM through the control pins. Synchronous DRAM requires at startup a specific series of commands for initialization. The Unified Memory Controller handles both processes thorough a state machine. Since the nature of the flow database requires random access, there is little use in attempting to keep multiple banks open. Autorefresh is continuous when memory is not being accessed by the cache.

### 10.6.4 Implementation Information

The Unified Memory Controller module is implemented as a Moore type finite state machine. Each of the outputs of the state machine are registered to assure maximum setup time for the external device.

### 10.6.5 File Names

Top: UMC.v(hd)

Uses: AnalyzerConstants.v(hd)

### 10.6.6 Pin Descriptions

10.6.6.1	General Interface Signals				
Signal	Dir	Width	Description		
Reset_N	IN	1	Reset - active low.		
MCLK	IN	1	Module Clock.		
AnalyzerEn	IN	1	Analyzer Enable bit from the control register		

10.6.6.2	Memory Interface				
Signal	Dir	Width	Description		
MemClkIn	IN	1	Memory clock in. This signal is used to generate the memory interface timing.		
MemRAS_N	OUT	*	Memory Row Address Strobe bus – active low.  * uses AN_MEM_RASWIDTH		
MemCAS_N	OUT	*	Memory Column Address Strobe bus— active low. * uses AN_MEM_CASWIDTH		
MemClkEn	OUT	1	Memory Clock Enable.  Some memories require this signal to be disabled for a certain amount of time after reset.		



10.6.6.2 Memory Interface				
Signal	Dir	Width	Description	
MemClkOut	OUT	1	Memory Clock Out. This signal is used by synchronous memory for all operations. MemClkIn is buffered and sent out on this pin. This helps reduce skew between this clock and the other	
MemWR_N	OUT	1	signals.  Memory Write – active low.	
MemBA	OUT	1	Memory Bank Address. Used by multi-bank memory to select the bank the current operation is to operate on.	
MemDSF	OUT	1	Memory Special Function select.	
MemByteEn_N	OUT	*	Memory Byte Enable bus- active low.  * uses AN_MEM_BEWIDTH	
MemAddress	OUT	*	Memory Address bus.  * uses AN_MEM_AWIDTH	
MemDataIn	IN	*	Memory Data Input bus.  * uses AN_MEM_DWIDTH	
MemDataOut	OUT	*	Memory Data Output bus. * uses AN_MEM_DWIDTH	
MemDirRead	OUT	1	Memory Data bus Direction is Read.  This signal is used to control the tri-state enable on the bidirectional memory data bus. If MemDirRead is active data is coming into the analyzer from the memory. If it is inactive the analyzer is driving data out to the memory.	

Signal	Dir	Width	Description
UMCoCaReady	IN	1	Unified Memory Controller to Cache Ready. This signal tells the Cache that during a read, the data on the UMCoCaData bus is valid and during a write that the Unified Memory Controller has latched the data on the CaUMCData bus.
UMCoCaData	IN	*	Unified Memory Controller to Cache Data bus.  * Uses AN_CA_DWIDTH
CaUMCData	OUT	*	Cache to Unified Memory Controller Data bus.  * Uses AN_CA_DWIDTH
CaUMCAdd	OUT	*	Cache to Unified Memory Controller Address bus.  * Uses AN_CA_AWIDTH
CaMemReq	OUT	1	Cache Memory Request.  If this signal is active, the address on the CaUMCAdd bus is valid.
CaMemWr	OUT	1	Cache Memory Write.  If this signal is active, the current transaction is a write

### 10.6.7 Verilog Module

module UMC(Reset\_N, MCLK ,AnalyzerEn ,MemClkIn ,MemRAS\_N ,MemCAS\_N ,MemClkEn ,MemClkOut ,MemWR\_N ,MemBA ,MemDSF ,MemByteEn\_N ,MemAddress



```
,MemDataIn ,MemDataOut ,MemDirRead ,UMCoCaReady ,UMCoCaData ,CaUMCData
,CaUMCAdd ,CaMemReq ,CaMemWr);
// General Interface Interface
input Reset_N;
input MCLK;
input AnalyzerEn:
// Memory Interface
input MemClkIn;
output [`AN_MEM_RASWIDTH-1 : 0] MemRAS_N;
output [`AN_MEM_CASWIDTH-1 : 0] MemCAS_N;
output MemClkEn:
output MemClkOut;
output MemWR_N;
output MemBA;
output MemDSF:
output [`AN_MEM_BEWIDTH-1 : 0] MemByteEn_N;
output [`AN_MEM_AWIDTH-1 : 0] MemAddress;
input [`AN_MEM_DWIDTH-1 : 0] MemDataIn;
output [`AN_MEM_DWIDTH-1 : 0] MemDataOut;
output MemDirRead;
// Cache Interface
input UMCoCaReady:
input [`AN_CA_DWIDTH-1 : 0] UMCoCaData;
output [`AN_CA_DWIDTH-1 : 0] CaUMCData;
output [`AN_CA_AWIDTH-1 : 0] CaUMCAdd;
output CaMemReg:
output CaMemWr;
```

10.6.8 VHDL Component



# 10.7 Cache

10.7.1 Symbol

#### 10.7.2 Highlights

- Fully associative
- True least recently used cache updating
- Simultaneous one write and two reads.

## 10.7.3 Description

The Cache module contains a fully associative, true LRU cache memory. Full associatively is achieved through the use of a content addressable memory (CAM). The need for a fully associative cache arises from the fact that the hash uses to generate the initial look up into the flow entry database spreads the entries pseudo randomly throughout the memory. Each hash value corresponds to a bucket containing N flow entries. N is set by the designer (see section xxx).

The Cache can service two read transfers at one time. If there are more than two read requests active at one time the Cache services them in the order shown in section xxx.

The CAM contains the hash value associated with the corresponding bucket in the cache memory. When there is a cache hit, the CAM produces the most significant bits of the address in cache memory where the bucket is stored. The cache then accesses the cache memory at the address indicated concatenating the lower address bits provided by the requesting module. The cache then remembers that the requesting module had a cache hit and the memory location returned. This allows a cache lookup for a requesting module to occur only once per request. When the requesting module requires a different bucket, it drops then again raises its request and another CAM cycle is initiated.

The least recently used algorithm requires the CAM to also be a stack. When there is a cache hit the CAM location that produced the hit is put on the top of the stack. The other locations above the hit location are shifted down to fill in the gap. If there is a miss, the bottom location is read to determine the address in the cache memory to put the new bucket. All the locations shifted down as normally. Finally the new hash value and cache memory address are put at the top of the stack.

## 10.7.3.1 **Priority**

The Cache processes requests from the attached modules in the following order:

- 1 LRU dirty write back. The Cache writes back the least recently used bucket if it is dirty so that there will always be a space for the fetching of cache misses.
- 2 Lookup and Update Engine.
- 3 State Processor.
- 4 Flow Insertion and Deletion Engine.
- 5 Analyzer CPU Interface and Control
- 6 Dirty write back from LRU -1 to MRU. When there is nothing else pending the Cache writes dirty entries back to memory.



# 10.7.4 Implementation Information

# 10.7.5 File Names

Top: Cache.v(hd)

Uses: AnalyzerConstants.v(hd)

# 10.7.6 Pin Descriptions

10.7.6.1	General Inte	rface Signals	
Signal	Dir	Width	Description
Reset_N	IN	1	Reset - active low.
MCLK	IN	1	Module Clock.
AnalyzerEn	IN	1	Analyzer Enable bit from the control register

Signal	Dir	Width	<u>Description</u>
UMCoCaReady	OUT	1	Unified Memory Controller to Cache Ready. This signal tells the Cache that during a read, the data on the UMCoCaData bus is valid and during a write that the Unified Memory Controller has latched the data on the CaUMCData bus.
UMCoCaData	OUT	*	Unified Memory Controller to Cache Data bus.  * Uses AN_CA_DWIDTH
CaUMCData	IN	*	Cache to Unified Memory Controller Data bus.  * Uses AN_CA_DWIDTH
CaUMCAdd	IN	*	Cache to Unified Memory Controller Address bus.  * Uses AN_CA_AWIDTH
CaMemReq	IN	1	Cache Memory Request.  If this signal is active, the address on the CaUMCAdd bus is valid.
CaMemWr	IN	1	Cache Memory Write.  If this signal is active, the current transaction is a write

Signal	Dir	Width	Description
CaFIDEReady	OUT	1	Cache to Flow Insertion and Deletion Engine Ready. This signal tells the Flow Insertion and Deletion Engine that during a read, the data on the CaFIDEData bus is valid and during a write that the Cache has latched the data on the FIDEnCaData bus.
CaFIDEData	OUT	*	Cache to Flow Insertion and Deletion Engine Data bus.  * Uses AN_CA_DWIDTH
FIDEnCaData	IN	*	Flow Insertion and Deletion Engine to Cache Data bus.  * Uses AN_CA_DWIDTH
FIDEAdd	IN	*	Flow Insertion and Deletion Engine to Cache Address bus.  * Uses AN_CA_AWIDTH



# **CONFIDENTIAL**

10.7.6.3 Flow Insertion and Deletion Engine Interface			on Engine Interface	
Signal Dir Width Description				
FIDEMemReq	IN	1	Flow Insertion and Deletion Engine Memory Request.  If this signal is active, the address on the FIDEAdd bus is valid.	
FIDEMemWr	IN	1	Flow Insertion and Deletion Engine Memory Write.  If this signal is active, the current transaction is a write	

Signal	Dir	Width	Description
CaACICReady	OUT	1	Cache to Analyzer CPU Interface Control Ready.  This signal tells the Analyzer CPU Interface Control that during a read, the data on the CaACICData bus is valid and during a write that the Cache has latched the data on the ACICnCaData bus.
CaACICData	OUT	*	Cache to Analyzer CPU Interface Control Data bus.  * Uses AN_CA_DWIDTH
ACICoCaData	IN	*	Analyzer CPU Interface Control to Cache Data bus.  * Uses AN_CA_DWIDTH
ACICAdd	IN	*	Analyzer CPU Interface Control to Cache Address bus.  * Uses AN_CA_AWIDTH
ACICMemReq	IN	1	Analyzer CPU Interface Control Memory Request.  If this signal is active, the address on the ACICAdd bus is valid.
ACICMemWr	IN	1	Analyzer CPU Interface Control Memory Write.  If this signal is active, the current transaction is a write

10.7.6.5	10.7.6.5 Lookup Engine Interface				
Signal	Dir	Width	Description		
CaLUEReady	OUT	1	Cache to Lookup Engine Ready.  This signal tells the Lookup Engine that during a read, the data on the CaLUEData bus is valid and during a write that the Cache has latched the data on the LUEnCaData bus.		
CaLUEData	OUT	*	Cache to Lookup Engine Data bus.  * Uses AN_CA_DWIDTH		
LUEnCaData	IN	*	Lookup Engine to Cache Data bus.  * Uses AN_CA_DWIDTH		
LUEAdd	IN	*	Lookup Engine to Cache Address bus.  * Uses AN_CA_AWIDTH		
LUEMemReq	IN	1	Lookup Engine Memory Request.  If this signal is active, the address on the LUEAdd bus is valid.		
LUEMemWr	IN	1	Lookup Engine Memory Write.  If this signal is active, the current transaction is a write		



10.7.6.6	State Process	sor Interface	
Signal	Dir	Width	Description
CaSPReady	OUT	1	Cache to State Processor Ready.  This signal tells the Lookup Engine that during a read, the data on the CaSPData bus is valid and during a write that the Cache has latched the data on the SPnCaData bus.
CaSPData	OUT	*	Cache to State Processor Data bus.  * Uses AN_CA_DWIDTH
SPnCaData	IN	*	State Processor to Cache Data bus.  * Uses AN_CA_DWIDTH
SPAdd	IN	*	State Processor to Cache Address bus.  * Uses AN_CA_AWIDTH
SPMemReq	IN	1	State Processor Memory Request.  If this signal is active, the address on the SPAdd bus is valid.
SPMemWr	IN	1	State Processor Memory Write.  If this signal is active, the current transaction is a write

# 10.7.7 Verilog Module

```
module Cache(Reset_N, MCLK ,AnalyzerEn ,UMCoCaReady ,UMCoCaData
,CaUMCData ,CaUMCAdd ,CaMemReq ,CaMemWr ,CaFIDEReady ,CaFIDEData
,FIDEnCaData ,FIDEAdd ,FIDEMemReq ,FIDEMemWr ,CaACICReady ,CaACICData
,ACICoCaData ,ACICAdd ,ACICMemReq ,ACICMemWr ,CaLUEReady ,CaLUEData
,LUEnCaData ,LUEAdd ,LUEMemReq ,LUEMemWr ,CaSPReady ,CaSPData ,SPnCaData
,SPAdd ,SPMemReg ,SPMemWr):
// General Interface Interface
input Reset N:
input MCLK:
input AnalyzerEn:
// Unified Memory Controller Interface
output UMCoCaReady:
output [`AN_CA_DWIDTH-1 : 0] UMCoCaData:
input [`AN_CA_DWIDTH-1 : 0] CaUMCData;
input [`AN_CA_AWIDTH-1 : 0] CaUMCAdd;
input CaMemReq;
input CaMemWr:
// Flow Insertion and Deletion Engine Interface
output CaFIDEReady;
output [`AN_CA_DWIDTH-1 : 0] CaFIDEData;
input [`AN_CA_DWIDTH-1 : 0] FIDEnCaData;
input [`AN_CA_AWIDTH-1 : 0] FIDEAdd;
input FIDEMemReg;
input FIDEMemWr:
// Analyzer CPU Interface Control Interface
output CaACICReady;
output [`AN_CA_DWIDTH-1 : 0] CaACICData;
input [`AN_CA_DWIDTH-1 : 0] ACICoCaData:
input [`AN_CA_AWIDTH-1 : 0] ACICAdd;
input ACICMemReq;
```



```
input ACICMemWr;
// Lookup Engine Interface
output CaLUEReady;
output [`AN_CA_DWIDTH-1 : 0] CaLUEData;
input [`AN_CA_DWIDTH-1 : 0] LUEnCaData;
input [`AN_CA_AWIDTH-1 : 0] LUEAdd;
input LUEMemReq;
input LUEMemWr;
// State Processor Interface
output CaSPReady;
output [`AN_CA_DWIDTH-1 : 0] CaSPData;
input [`AN_CA_DWIDTH-1 : 0] SPnCaData;
input [`AN_CA_AWIDTH-1 : 0] SPAdd;
input SPMemReq;
input SPMemWr;
```

10.7.8 VHDL Component



## 10.8 State Processor - SP

#### 10.8.1 Symbol

#### 10.8.2 Highlights

- Flexible Rule-based Traffic Classification
- State-based Tracking of Traffic
- Multiple Packets for Layer Processing
- Programmable Rules/State Processor
- Selectable Protocols in Flows
- Future Protocols Support

#### 10.8.3 Description

The State Processor module analyzes both new and existing flows in order to classify them by application. It does this by proceeding from state to state based on rules defined by the engineer. A rule is a test followed by the next state to proceed to if the test is true. The State Processor goes through each rule until the test is true or there are no more tests to perform. The State Processor starts the process by using the last protocol recognized by the Parser as an offset into a jump table. The jump table takes us to the instructions to use for that protocol. Most instructions test something in the Unified Flow Key Buffer or the flow entry if it exists. The State Processor may have to test bits, do comparisons, add or subtract to perform the test.

## 10.8.4 Architecture

The State Processor contains several sub-blocks:

#### 10.8.4.1 Scratch Pad Registers

The State Processor contains four scratch pad registers. These registers are the source and/or the destination for all instructions. It is implemented as a register file with one write and two read ports.

#### 10.8.4.2 Instruction Pointer and Stack

The Instruction Pointer is used to point to the State Processor Instruction Database address that the State Processor is executing. The Instruction Pointer is initialized with the last protocol recognized by the Parser. This first instruction is a jump to the subroutine where the protocol is decoded. The State Processor supports calls so the Instruction Pointer block contains a two level stack. A one bit stack pointer points to the top of the stack that the Instruction Pointer is pushed to or popped from.

#### 10.8.4.3 Flag Register

The Flag Register contains several bits used for conditional branching.

10.8.4.3.1 Flag Register Word Definition				
Bit	Description			



# CONFIDENTIAL

10.8.4.3.1	Flag Register Word Definition
Bit	Description

## 10.8.4.4 Compare Block

The Compare Block compares two operands by exclusive-oring them together. The Compare Mask Register is contained in this block. If a bit is set in the Compare Mask Register, that bit is ignored in the compare operation.

## 10.8.4.5 Flow Key Pointer

The Flow Key Pointer provides the address that the State Processor is accessing in the Unified Flow Key Buffer. The Flow Key Pointer can perform both direct and indirect addressing. Indirect addressing is used to offset into a protocols' header.

## 10.8.4.6 Flow Entry Pointer

The Flow Entry Pointer provides the address that the State Processor is accessing in the Flow Entry in the Cache. If the flow entry exists, the upper address bits come from the hash used to lookup the bucket in the Flow database. The middle bits come from the bucket entry found. The lower bits come from the offset the State Processor is using.

## 10.8.5 Instruction Definitions

The following sections describe the instructions available in the State Processor. It should be noted that no assembler is provided for the State Processor. This is because the engineer need not write code for this processor. The MeterFlow Compiler writes the database entered into the State Processor Instruction Database from the protocols defined in the Protocol List.

## 10.8.5.1 Jump

This instruction causes the Instruction Pointer to be loaded with the address in the JumpAddress field of the State Processor Instruction Database. This instruction is always conditional. Whether the branch is taken or not depends on the on the ConditionCode field in the instruction and the state of the flag register.

#### 10.8.5.2 Call

This instruction causes the Instruction Pointer to be loaded with the address in the JumpAddress field of the State Processor Instruction Database. At the same time the current address in the Instruction Pointer is pushed onto the stack. This instruction is always conditional. Whether the call is taken made or not depends on the on the ConditionCode field in the instruction and the state of the flag register.

#### 10.8.5.3 Return

This instruction causes the Instruction Pointer to be loaded with the address at the top of the stack. This instruction is always conditional. Whether the return is executed or not depends on the on the ConditionCode field in the instruction and the state of the flag register.



10.8.5.4 Copy

The Copy instruction moves data from:

- Flow Key to Scratch Pad Register
- Cache to Scratch Pad Register
- ImmediateData to Scratch Pad Register
- Scratch Pad Register to Flow Key
- Scratch Pad Register to Cache
- Scratch Pad Register to Compare Mask Register

The external address can be either a direct or indirect access.

## 10.8.5.5 Compare

This instruction compares two operands. The operands must be either from a Scratch Pad Register or an immediate value from the instruction's ImmediateData field. The Compare Mask Register is used to set bit to don't care.

10.8.5.6	Instruction Word Definition
Bit	Description

## 10.8.6 Implementation Information

## 10.8.7 File Names

Top: SP.v(hd)

Uses: AnalyzerConstants.v(hd)

## 10.8.8 Pin Descriptions

10.8.8.1	General Inte	rface Signals		
Signal	Dir	Width	Description	
Reset_N	IN	1	Reset - active low.	
MCLK	IN	1	Module Clock.	
AnalyzerEn	IN	1	Analyzer Enable bit from the control register	

10.8.8.2	Unified Flow Key Buffer Interface		
Signal	Dir	Width	Description



Confidential

10.8.8.2 Unit	ied Flow	Key Buffer I	nterface
Signal	Dir	Width	Description
UFKBuSPData	IN	*	Unified Flow Key Buffer to State Processor read Data bus.  * Uses AN_UFKB_AWIDTH
SPrUFKBData	OUT	*	State Processor to Unified Flow Key Buffer write Data bus.  * Uses AN_UFKB_AWIDTH
SPrUFKBAdd	OUT	*	State Processor to Unified Flow Key Buffer Address bus.  * Uses AN_ UFKB _AWIDTH
SPFlowKeyAv	IN	1	State Processor Flow Key Available. This signal tells the State Processor that the Unified Flow Key Buffer module a flow key for it to process.
SPrUFKBWrStb	OUT	1	State Processor to Unified Flow Key Buffer Write Strobe.
SPDone	OUT		State Processor Done. This input is used to tell the Unified Flow Key Buffer that the State Processor has finished with the current flow. The Unified Flow Key Buffer also uses this signal to increment it's internal pointer so that the next address from State Processor will point to the next flow buffer.
SPHoldBuf	OUT	1	State Processor Hold Buffer. This input is used to tell the Unified Flow Key Buffer that the State Processor is transferring processing of this buffer to the Flow Insertion and Deletion Engine.

10.8.8.3	Cache Interfa	ace	
Signal	Dir	Width	Description
CaSPReady	IN	1	Cache to State Processor Ready.  This signal tells the Lookup Engine that during a read, the data on the CaSPData bus is valid and during a write that the Cache has latched the data on the SPnCaData bus.
CaSPData	IN	*	Cache to State Processor Data bus.  * Uses AN_CA_DWIDTH
SPrCaData	OUT	*	State Processor to Cache Data bus.  * Uses AN_CA_DWIDTH
SPAdd	OUT	*	State Processor to Cache Address bus.  * Uses AN_CA_AWIDTH
SPMemReq	OUT	1 .	State Processor Memory Request.  If this signal is active, the address on the SPAdd bus is valid.
SPMemWr	OUT	1	State Processor Memory Write.  If this signal is active, the current transaction is a write

10.8.8.4	State Process	or Interface	
Signal	Dir	Width	Description
SPIDData	IN	*	State Processor to State Processor Instruction Database Data bus * uses AN_SPID_DWIDTH
SPrSPIDAdd	OUT	*	State Processor to State Processor Instruction Database Address bus * uses AN_SPID_AWIDTH



## 10.8.9 Verilog Module

```
module SP(Reset_N, MCLK ,AnalyzerEn ,UFKBuSPData ,SPrUFKBData
,SPrUFKBAdd ,SPFlowKeyAv ,SPnUFKBWrStb ,SPDone ,SPHoldBuf ,CaSPData
,SPrCaData ,SPAdd ,SPMemReq ,SPMemWr);
// General Interface Interface
input Reset_N;
input MCLK;
input AnalyzerEn;
// Unified Flow Key Buffer Interface
input [`AN_UFKB_DWIDTH-1 : 0] UFKBuSPData;
output [`AN_UFKB_DWIDTH-1 : 0] SPrUFKBData;
output [`AN_UFKB_AWIDTH-1 : 0] SPrUFKBAdd;
input SPFlowKeyAv;
output SPrUFKBWrStb;
output SPDone;
output SPHoldBuf;
// Cache Interface
input CaSPReady;
input [`AN_CA_DWIDTH-1 : 0] CaSPData;
output [`AN_CA_DWIDTH-1 : 0] SPrCaData;
output [`AN_CA_AWIDTH-1 : 0] SPAdd;
output SPMemReg;
output SPMemWr;
// State Processor Instruction Database
input [`AN_SPID_DWIDTH-1 : 0] SPIDData:
output [`AN_SPID_AWIDTH-1 : 0] SPrSPIDAdd;
```

# 10.8.10 VHDL Component



# 11 Appendix A - Multi-Packet State Processing

## 11.1 Overview

The MeterFlow Accelerator system is composed of four major subsystems. Each system interacts with the others by passing specific information and identification to parse, extract, generate flows and analyze single or multiple packets in data flow on a communications network.

One of the major subsystems is the Analyzer. This component is responsible for creating and maintaining classified traffic flows, processing statistics for packets and flows, managing the traffic flow database and cache, and performing state-based analysis of traffic flows.

This document describes the processes required for recognizing and maintaining state information for traffic flows. There are several different processes, which are detailed in the following sections.

# 11.2 Analyzer Data Input Requirements

In order for the Analyzer to successfully classify traffic by application, there are several data elements required from each packet to be analyzed. Prior to sending a packet of information to the Analyzer, all additional information must be formatted and sent along with the appropriate packet content.

The Analyzer must specifically receive each packets in a conversation in the order which they are exchange between the client and the server. The order is crucial for proper state based classification.

## 11.3 State-base Traffic Classification

More applications running over data networks utilize complex methods of classifying traffic through the creation of multiple states. The creation of the state based traffic classification causes the need for managing and maintaining learned states from traffic derived in the network.

There are several different methods in place for the creation of states in client/server network traffic. Even though there are several different methods for the creation of state. It is possible to isolate these different approaches into two basic categories.

The first category is commonly referred to as "server announcement". In the server announcement mode there are messages which are put out onto the network, in either a broadcast or multicast approach which, all stations in the network receive and decode to derive the appropriate connection point for communicating for that particular application, with the particular server. There are several examples for this type of server announcement implementation with state based protocols. Using the server announcement method, a particular application communicates using a service channel, in the form of a TCP or UDP socket or Port as in the IP protocol suite, or using a SAP as in the Novell IPX protocol suite.

The second category is referred to as "in-stream analysis". This method is used either as a primary or secondary recognition process. As a primary process, in-stream analysis assists in extracting detailed information which will be used to further recognize both the specific application and application component. A good example of in-stream analysis is any Web-based applications. The commonly used Pointcast Web information application can be recognized using this process. During the initial connection between a Pointcast server and client, specific key tokens exist in the data exchange that will result in a signature for Pointcast.

The in stream analysis process may also be combined with the server announcement process. In many cases in stream analysis will augment other recognition processes. An example of combining in stream analysis with server announcement can be found in business applications such as SAP and BAAN.

## 11.3.1 Session Tracking

One of the primary processes for tracking applications in the stream of the client/server packet exchange, is through session tracking. The process of tracking sessions requires an initial connection to a predefined



# CONFIDENTIAL

socket or Port. This method of communication is used in a variety of transport layer protocols. It is most commonly seen in the TCP and UDP transports of the IP protocol.

During the process of session tracking, a client will make the request of a server using a specific Port or socket number. This initial request will cause the server to create a TCP or UDP Port to exchange the remainder of the data between the client and the server. The server then replies to the request of the client using this newly created Port. The original Port used by the client to connect to server will never be used again during this data exchange.

One of the best examples of session tracking is TFTP. During the client/server exchange process of TFTP, a specific Port is always used to initiate the conversation. When the client begins the process of communicating, a request is made to UDP Port 67. Once the server receives this request, a new Port is created on the server. The server then replies to the client using the new Port. In this example, it is clear that in order to recognize TFTP the process must analyze the initial request from the client. Also, the reply from the server with the key Port information must be analyzed and used to create a key for monitoring the remainder of this data exchange.

Another important component in session tracking is the understanding of the current state for particular connections in the network. Many of the application protocols, which can be monitored, are transported via protocols that have built-in state information. An example of such a transport protocol is TCP. This transport provides a reliable means of sending information between a client and a server. When he data exchange is initiated a TCP request for synchronization message is sent. This message contains a specific sequence number that is used to track and acknowledgement from the server. Once the server has knowledge to the synchronization request, data is exchange between the client and the server. When communications are no longer required, the client would send a finish or complete message to the server. The server willing knowledge this finish request, with a reply containing the sequence numbers from the request. This sequence of events is known as a connection oriented data exchange. Many of the events used to track the state in a conversation are directly related to these types of connection and maintenance messages.

All of the processes discussed above are required to track sessions. The capability to track sessions is a requirement for understanding the current state to analyze.

# 11.3.2 Server Announcement

The process of server announcement consists of a server with multiple applications, which are all required to be simultaneously accessed from multiple clients. Many applications are beginning to use this process as a means of multiplexing a single Port or socket into many applications and services. The individual methods of server announcement protocols tend very. However, the basic underlying process remains similar between all of these different announcement exchanges.


#### 11.3.2.1 Sun RPC Analysis

Sun-RPC and Net-RPC are to good examples of server announcement oriented communications processes. In this section we will analyze the requirements for recognizing applications which utilize the sun implementation of RPC. RPC stands for remote procedure call. This is a quite clear description of the process. A remote or client that wishes to use a server or procedure must establish a connection using the RPC protocol.

Using the Sun-RPC protocol as a model for server announcement is completed through the following process. Each server running the Sun-RPC protocol must maintain a process and database called the Port Mapper. The Port Mapper creates a direct association between a Sun-RPC program or application and a TCP or UDP socket or Port. An application or program number is a 32-bit unique identifier assigned by IANA. Each Port Mapper on a Sun-RPC server can present the mappings between a unique program number and a specific transport socket through the use of specific request or a directed announcement.

The first approach we will review is the specific request method. Using this process the client makes a specific request to the server on a predefined UDP or TCP socket. Once the Port Mapper process on the sun RPC server receives the request, the specific mapping is returned in a directed reply to the client.

1) A client sends a TCP packet to Port 111, with an RPC Bind Lookup Request.




# **CONFIDENTIAL**

- 2) The server extracts the program identifier and version identifier from the request. The server also uses the fact that this packet came in the using the TCP transport.
- 3) The server sends a TCP packet to Port 111, with an RPC Bind Lookup Reply. The reply contains the specific ports on which future transactions will be accepted for the specific RPC program identifier.

# 11.3.2.2 Process for Sun RPC Analysis

- 1. Decode Sun RPC by TCP or UDP Port 111
- 2. Check RPC type field for Id
- 3. If value is PortMapper, save paired socket (i.e. dest for dest, src for src)
- 4. Decode ports and mapping, save ports with socket/addr key
- 5. There may be more than one pairing per mapper packet
- 6. Saving is complete





PortMapper Protocol Specification (in RPC Language)

const PMAP\_PORT = 111; /\* portmapper port number \*/

A mapping of (program, version, protocol) to port number:

struct mapping { unsigned int prog; unsigned int vers; unsigned int prot; unsigned int port; };

Supported values for the "prot" field:

const IPPROTO\_TCP = 6; /\* protocol number for TCP/IP \*/ const IPPROTO\_UDP = 17; /\* protocol number for UDP/IP \*/ A list of mappings: struct \*pmaplist { mapping map; pmaplist next; };

Arguments to callit: struct call\_args { unsigned int prog; unsigned int vers; unsigned int proc; opaque args<>; }; Results of callit: struct call\_result { unsigned int port; opaque res<>; }; Port mapper procedures: program PMAP\_PROG { version PMAP\_VERS { void PMAPPROC\_NULL(void) = 0; bool PMAPPROC\_SET(mapping) = 1; bool PMAPPROC\_UNSET(mapping) = 2; unsigned int PMAPPROC\_GETPORT(mapping) = 3; pmaplist PMAPPROC\_DUMP(void) = 4; call\_result PMAPPROC\_CALLIT(call\_args) = 5; } = 2; } = 100000; A.2 Port Mapper Operation The portmapper program currently supports two protocols (UDP and TCP). The portmapper is contacted by talking to it on assigned port number 111 (SUNRPC) on either of these protocols. The following is a description of each of the portmapper

Sun RPC Decode Process

- 1) Parse frame to TCP or UDP
- 2) Lookup paired sockets if no standard match
- 3) If RPC found, same new Key

The port mapper program maps RPC program and version numbers to transport-specific port numbers. This program makes dynamic binding of remote programs possible. This is desirable because the range of reserved port numbers is very small and the number of potential remote programs is very large. By running only the port mapper on a reserved port, the port numbers of other remote programs can be ascertained by querying the port mapper. The port mapper also aids in broadcast RPC. A given RPC program will usually have different port number bindings on different machines, so there is no way to directly broadcast to all of these programs. The port mapper, however, does have a fixed port number. So, to broadcast to a given program, the client actually sends its message to the port mapper located at the broadcast address. Each port mapper that picks up the broadcast then calls the local service specified by the client. When the port mapper gets the reply from the local service, it sends the reply on back to the client.

PortMapper Protocol Specification (in RPC Language)

const PMAP\_PORT = 111; /\* portmapper port number \*/

A mapping of (program, version, protocol) to port number:

struct mapping { unsigned int prog; unsigned int vers; unsigned int prot; unsigned int port; };

Supported values for the "prot" field:

const IPPROTO\_TCP = 6; /\* protocol number for TCP/IP \*/ const IPPROTO\_UDP = 17; /\* protocol number for UDP/IP \*/ A list of mappings: struct \*pmaplist { mapping map; pmaplist next; };

Arguments to callit: struct call\_args { unsigned int prog; unsigned int vers; unsigned int proc; opaque args<>; }; Results of callit: struct call\_result { unsigned int port; opaque res<>; }; Port mapper procedures: program PMAP\_PROG { version PMAP\_VERS { void PMAPPROC\_NULL(void) = 0; bool PMAPPROC\_SET(mapping) = 1; bool PMAPPROC\_UNSET(mapping) = 2; unsigned int PMAPPROC\_GETPORT(mapping) = 3; pmaplist PMAPPROC\_DUMP(void) = 4; call\_result PMAPPROC\_CALLIT(call\_args) = 5; } = 2; } = 100000;



# 11.3.3 Port Mapper Operation

The portmapper program currently supports two protocols (UDP and TCP). The portmapper is contacted by talking to it on assigned port number 111 (SUNRPC) on either of these protocols. The following is a description of each of the portmapper procedures: PMAPPROC\_NULL: This procedure does no work. By convention, procedure zero of any protocol takes no parameters and returns no results.

PMAPPROC\_SET: When a program first becomes available on a machine, it registers itself with the port mapper program on the same machine. The program passes its program number "prog", version number "vers", transport protocol number "prot", and the port "port" on which it awaits service request. The procedure returns a boolean reply whose value is "TRUE" if the procedure successfully established the mapping and "FALSE" otherwise. The procedure refuses to establish a mapping if one already exists for the tuple "(prog, vers, prot)".

PMAPPROC\_UNSET: When a program becomes unavailable, it should unregister itself with the port mapper program on the same machine. The parameters and results have meanings identical to those of "PMAPPROC\_SET". The protocol and port number fields of the argument are ignored.

PMAPPROC\_GETPORT: Given a program number "prog", version number "vers", and transport protocol number "prot", this procedure returns the port number on which the program is awaiting call requests. A port value of zeros means the program has not been registered. The "port" field of the argument is ignored. PMAPPROC\_DUMP: This procedure enumerates all entries in the port mapper's database. The procedure takes no parameters and returns a list of program, version, protocol, and port values. PMAPPROC\_CALLIT: This procedure allows a client to call another remote procedure on the same machine without knowing the remote procedure's port number. It is intended for supporting broadcasts to

machine without knowing the remote procedure's port number. It is intended for supporting broadcasts to arbitrary remote programs via the well-known port mapper's port. The parameters "prog", "vers", "proc", and the bytes of "args" are the program number, version number, procedure number, and parameters of the remote procedure. Note: (1) This procedure only sends a reply if the procedure was successfully executed and is silent (no reply) otherwise. (2) The port mapper communicates with the remote program using UDP only. The procedure returns the remote program's port number, and the reply is the reply of the remote procedure.

## 11.3.4 Service Announcement

Service announcement method of the application recognition is very similar to server announcement. One specific difference in service announcement is that the announcements are made regularly and contain fixed information. Also, service announcement based applications only provide the key information for locating applications in each announcement. There is no capability to request a specific service. Each client must learn the key information required to access an application.

Novell's IPX SAP is a good example of service announcement oriented communications process. A Novell server will have many different services, which it may provide to clients on network. IPX uses service access points or SAP as a way to identify specific applications and services.

## 11.3.5 In-stream Recognition and Extraction

The process of identifying more of the business applications on networks today requires analysis of information in stream of the network data. Simply, this means that in order to contain the visibility to application traffic flow, a process must routinely analyze the network stream itself.

SMB is a protocol used to in networks today which has textual information during the data exchange that can be used to further determine the type of end-user application involved in communications. An SMB packet is usually transported above the NetBIOS session protocol. Inside the SMB header is a function code. This function code is one octet in length and assists in the classification of the type of SMB data in the payload.

#### 11.3.5.1 Web-based Applications

The best example of applications requiring in-stream recognition mainly Web-based. These applications generally utilize two well-known ports for all conversations. Because of this, they can be considered multiplex ports. There is one big difference, the client and server have no well-known exchange mechanism outside of the normal data stream. Therefore, these applications require combining session tracking and in stream recognition to derive end-user application.



# **CONFIDENTIAL**

As discussed earlier, point cast is one of the most widely used Web based application. The steps required to detail point cast can be rid repeated for other Web based applications. This is also a good example for understanding the process used in combining session tracking with other recognition techniques.

The process begins when a client Web the browser initiates a request to a point cast Web server. This request



• Exhibit A4: Protocol Tracking Summary (Document MFAProtocolLayout.pdf)

Protocol Tracking Summary										•			Page 1
		!	TCP/IP Access			Novell Access	Access				Unix	DceRPC	Misc
			Well	Well		Well		- 1	Well	-			
	1	HTTP HTTP	Known	Known	Other	Known		VIP/VSPP	VIPC (	Other	Mapped	Mapped	Parents Other
Description	Type	Content Pattern	ξ	C	Cale	1 20	indipod	- 1	1				
2.0 Alternate HTTP	Well-Known		591,8008,8080 1498, 2638			0x80c5	0x0328						
14.0 Sypase Adaptive SCL Night lete (NOV) Cerect 14.2 Tabular Domain Stream (TDS)	Well-Known												Sybase,Msql
14.2 Command Sequence (CmdSeq)	Well-Known		ļ.			ζ	₹	Ī	₹				Sybase ASA
15.0 Sybase Adaptive SQL Enterprise (ASE) Server	Well-Known		1.63 63			٠ ۋ	core #11	8	i d				
16.0 Microsoft SQL Server 17.0 DB2	Well-Known		523,3700,3701			0x879e-87a2		Ī	ğ				
19.0 Cisco Dynamic ISL (DISL)	Well-Known												vsnap - 2000 vsnap - 2004
19.0 Cisco gateway Discovery Protocol (CDP)	Well-Known					0x9004							vsnap - 2004
27.1 MS-Exchange - POP3 Mail	Well-Known		transperent			Ī	tbd	đ	ā				
MS-Exchange - SMTP Mail	Well-Known		transparent			Ē	tbd.	ōd	ā				
27.1 MS-Exchange - IMAP4 Mail	Well-Known		transparent			2	<b>t</b> bd	ād	ğ				
MS-Exchange - LDAP	Well-Known		transparent			8	ĝ	ē	Ē				
27.1 MS-Exchange - ISO over TCP/IP	Well-Known		transparent			8	8	Ī	Z				
MS-Exchange - X.400	Well-Known		transparent			Ŕ 8	<del>,</del>	<b>5</b> 6	<b>g</b> 8				
27.1 MS-Exchange - DCE Endpoint Mapping	Well-Known		and a second				ļ				_		Ilc - Oxbc
33.0 SMTP over SSL	Well-Known		465										
33.0 NNTP over SSL	Well-Known		563										
33.0 Shell over SSL	Well-Known		615	aca aca									
33.0 LDAP over SSL	Well-Known		8 8	8									
33.0 FTP-control over SSL	Well-Known		990										
33.0 Telnet over SSL	Well-Known		992										
33.0 IMAP4 over SSL	Well-Known		993	3									
33.0 IRC over SSL	Well-Known		99 F	995									
33.0 POR3 over SSC	Well-Known		1723										
35.0 Cu-SeeMe	Well-Known		7648, 7649	7648,7649,24032									
37.0 PcAnywhere	Weil-Known		5631	5632 407 1419									
38.0 Timbuktu	Well-Known		1417-1420	1558									
39.1 StreamWorks	Well-Known		7000	₹ (									
40.0 VDOLive	Well-Known		) door	21300-21303									
41.0 Freetell 41.0 Freetell 41.0 Freetell	Well-Known		1761-1764	1761-1764		₽ d	ā						
43.0 Microsoft Message Queue Service	Well-Known		1801,2101,2103,2105	3527, 1801		ğ	Вd						
44.0 Distributed.net	Well-Known		2064										
45.0 OpenWindows	Well-Known		2000	2000	? \$								
46.0 X/Windows (X.11)	Well-Known		1590-1593	88	is out								
47.0 America Online (AOL)	Well-Known		517	517									
46.0 (alk	Well-Known		518	518									
49.0 Internet Relay Chat (IRC)	Well-Known		6665 - 6669										
50.0 iChat	Well-Known		4020, 4080										
51.0 iVisit	Well-Known			9943, 9945, 56768									
52.0 The Palace	Well-Known		9992-9998	9992-9998	î			**					
53.0 Network Time Protocol (NTP)	Well-Known		<b>3</b> 23	à 7.									
54.0 TACACS	Well-Known	-	ŧ	ŧ	ž į								
55.0 Neithics NM over 100	Well-Known				ë								
57.0 SMB over Netbios Session	Well-Known				ĝ								
60.0 Quake/Quake-II	- E				E ix								
	ē.				Ē					_	_	_	

Technically Elite, Inc.

Proprietary and Confidential

Copyright (c)

	5	

Protocol Tracking Summary	_												
			TCP/IP Access			Novell	Novell Access				Unix	DceRPC	
-			Well	Well		Weil		Well	Well				
		HTTP HTTP	Known	Known		Known	SAP	Known	Known		Pon	Endpoint	New
Description	Туре	ļ	ТСР	UDP	Other	IPX/SPX	1	VIP/VSPP	VIPC	Other	Mapped	Mapped	Parents
3 0 RealAudio	State Based		7070	6970-7170	CORE #1								
4.0 Pointcast	State Based				core #1								
5.0 BackWeb	State Based			370	CORE #4								
C.O Data reads (formark NatShow)	State Based	•	1755		CORE #7								
5.0 Microson Media (formerly Netonow)	Chate Dased	•	į		cora #1								
7.0 Quick I ime	State based	•											
8.0 VivoActive	State Based				core #1								
9.0 Shockwave	State Based				core #1								
10.0 PowerBuilder (Sybase/Powersoft)	State Based	٠			core #1							_	
11.0 Web.SQL (Sybase)	State Based				core #1								
12.0 iConnect/JDBC (Sybase)	State Based	•			core #1								
18.2 Oracle - Transparent Network Substrate	State Based		1521,1526,1527			8	豆	Ħ	₹				
18.3 SQL*Net	State Based												Oracle
18.3 MS-ODBC	State Based												Oracle
18.3 PeopleSoft	State Based												ğ
18.3 SAP	State Based												ĝ
21.0 IP-tragmentation	State Based				CORE #3								
22.0 SunRPC PortMapper	State Based				CORE #2								
23.0 Mount	State Based				core #2						•		
24.0 NFS	State Based			2049	core #2								
25.0 Yellow Pages	State Based				core #2								
25.0 db Session Manager	State Based				core #2								
25.0 pcNFS	State Based				core #2								
25.0 3270_mapper	State Based				core #2								
25.0 rje_mapper .	State Based				core #2								
25.0 NIS+ (National Information Service)	State Based				core #2								
25.0 rstat	State Based				core #2								
26.0 Novell SAP	State Based						CORE #11						
27.2 MS-Exchange - Information Store	State Based												
27.2 MS-Exchange – Directory	State Based												
27.2 MS-Exchange - MTA	State Based												
28.6 DceRPC Endpoint Mapper (conn-less)	State Based			135		ij	Ē	B	₹				
28.7 DceRPC Endpoint Mapper (conn-oriented)	State Based		135			ä	豆	Z	Ħ				
29.0 Vines IPC-RDP	State Based									CORE #5			
30.0 Vines SMB over SPP	State Based									CORE #6			
31.0 Vines Print	State Based									8			
	State Based							-		ĝ	_		
31.0 Vines Async	State Based		1494	1604	??? tcp - tbd	0x85ba-85bb	0x052d, 0x083d						
31.0 Vines Async 36.0 Citrix	State Based				pq								
31.0 Vines Async 36.0 Citrix 58.0 Microsoft NetMeeting													

CORE #1 - HTTP Engine
CORE #2 - SunRPC Portmapper Engine
CORE #3 - IP Fragmentation Engine
CORE #3 - IP Fragmentation Engine
CORE #5 - Vines IPC Engine
CORE #6 - Vines SPP Engine
CORE #7 - MS Media Engine
CORE #9 - DoeRPC CD Mapper Engine
CORE #9 - DoeRPC CL Mapper Engine
CORE #10 - Oracle TNS Engine
CORE #11 - Novell SAP Engine

TCP port 80, connection-oriented, STATE-BASED core for PortMapper UDP port 111, connection-less, STATE-BASED core for PortMapper IP Fragmentation STATE-BASED core mapping fragments #2 - n to their flows from fragments #1 UDP port 370, connection-oriented, STATE-BASED core to map responses to requests on port #370 VIPC-RDP connection-oriented, STATE-BASED core to track VIPC sessions (for all sessions) VSPP connection-oriented, STATE-BASED core to track VSPP sessions (for non-well-known sockets) TCP port 1755, connection-oriented, STATE-BASED core to handle deviramic UDP Port Assignment connection-less STATE-BASED core for DCE RPC Endpoint Mapping connection-less STATE-BASED core for DCE RPC Endpoint Mapping TCP port 1521/1526/1527, connection oriented, STATE-BASED core for Service Advertisement Program (SAP) mapping

	Protocol Tracking Summary
HTTP	

	3.0 rich-text 3.0 tex 3.0 tex 3.0 tex-dex 3.0 tex-dex 3.0 gnu-texinto 3.0 gnu-texinto	3.0 octet-stream 3.0 javascript 3.0 mpeg-audio-3	3.0 c-shell 3.0 bourne-shell 3.0 tcl	3.0 gnu-tar 3.0 cpio 3.0 bcpio	3.0 gztp 3.0 tar 3.0 posix-tar	3.0 compress 3.0 zip	3.0 mac-binhex40 3.0 mac-stuffit 3.0 mac-binary	3.0 vivo-active	3.0 ms-media 3.0 avi	3.0 real-audio	3.0 mpeg2-video 3.0 scivideo	3.0 ouiotaimo	3.0 vml	3.0 x-windows-dump-image 3.0 mpeq-audio-3	3.0 real-audio 3.0 MIDI	3.0 WAV	3.0 AIFF	3.0 basic-audio	3.0 quicktime	3.0 tm 3.0 real-audio	3.0 ief	3.0 group-3-fax 3.0 png	3.0 cgm	3.0 x-bitmap 3.0 x-pitmap	3.0 pict	3.0 gif 3.0 jpeg		3.0 enriched	3.0 sgmi 3.0 rich-text	3.0 tab-separated-values	3.0 plain 3.0 html	Description		Protocol Tracking Summary
	State Based State Based State Based State Based State Based State Based	State Based State Based State Based	State Based State Based State Based		State Based State Based		State Based State Based		State Based							State Based			State Based	State Based	State Based	State Based	State Based	State Based	State Based	State Based State Based	Ciaic Bases	State Based	State Based	State Based	State Based State Based	Туре		
	applic applic applic applic applic applic	applic applic applic	applic applic applic	applic applic applic	applic applic applic	applic applic	applic applic applic	applic	applic applic	applic	applic	applic	x-world	audio audio	audio	audio	audio	audio	image	image	image	image	image	image	image	image image		lex text	6 X X	loxi	prop.		HTTP Content HTTP	
																																	Well	
																										co.	į	60,	8 8	8 8	007		Well	
							<u> </u>																			cons #1		cone #1	core #1	cons #1	core #1	Other		wa
																																IPX/SPX	Well	
																																Mapped	SAP	
																																VIP/VSPP	Well	
																																- 1	Well	
																																Other		
			* *																													Mapped	Port	
								<del></del>								<u></u>					<del></del>											Mapped	Endpoint	
)																															-	7,		
																																Other		Page 3

Technically Elite, Inc.

3.0 powerbuilder 3.0 real-audio 3.0 shockwave 3.0 acrobat 3.0 lotus-notes  State Based State Based State Based	3.0 troff 3.0 wordperfect 3.0 wordperfect 3.0 quattro-pro 3.0 framemaker 3.0 postscript 3.0 visio 3.0 visio 3.0 sgmil State Based State Based State Based State Based State Based	3.0 microsoft-word 3.0 microsoft-excel 3.0 microsoft-powerpoint 3.0 microsoft-powerpoint 3.0 microsoft-powerpoint 3.0 lotus-organizer 3.0 lotus-freelance	Protocol Tracking Summary  3.0 edilact 3.0 edi-x12 3.0 edi-consent  3.0 news  State Based State Based State Based
Based applic Based applic Based applic Based applic Based applic	Based applic Based applic Based applic Based applic Based applic Based applic Based applic Based applic	Based applic Based applic Based applic Based applic Based applic Based applic Based applic Based applic Based applic Based applic	Based applic Based applic Based applic

• Exhibit B0 is a dated computer directory of test data and documents used therefore.

# BEST AVAILABLE COPY

# Directory of M:\aaa----INVENTEK CLIENTS\Hifn\Patents\APPT-001-1-1 filed Proof of Reductn to Practice\Ambient Compiler\

M:\aaa----INVENTEK CLIENTS\Hifn\Patents\APPT-001-1-1 filed Proof of Reductn to Practice\Massaction Compiler\

		=====	:=====================================	=====
	==			
big.cpl	548 KB		04:17:18 AM	а
bigfgc3.cpl	1164 KB		04:06:18 PM	а
bigfgpc.cpl	1164 KB		04:06:18 PM	a
bigfpayl.cpl	1051 KB		09:57:44 AM	а
bigfpay12.cp1	1054 KB		10:17:18 AM	a
bigfpgrp.cpl	1159 KB		11:04:40 AM	a
bigfpgrp2.cp1	1163 KB	7	10:11:06 AM	a
bigfrag.cpl	995 KB		07:17:34 AM	ā
bigfrag2.cp1	999 KB	- 5	10:21:52 AM	ā
mfaptkey.txt	1 KB		03:05:54 PM	ā
mfaptkey2.txt	1 KB	4000	07:54:12 AM	ā
mfaptpkt.txt	4 KB	3	03:07:00 PM	ā
mfaptpkt2.txt	4 KB	4	01:52:42 AM	a
MFATEST.HEX	213 KB	- 4	02:53:04 PM	a
MFATEST.TXT	70 KB		→03:00:48 PM	a
MFS-PDL-Reference.pdf	97 KB		04:10:18 AM	a
MFS-State-Classification.pdf	121 KB		. 04:11:28 AM	a a
	209 KB	4	08:45:34 AM	
output.cp1				a
packets.txt	46 KB		109:29:04 AM	a
Protocols.cpl	204 KB		10:12:10 AM	a
short.cpl	150 KB		08:38:42 AM	a
shrtfpg2.cpl	290 KB	7	10:14:38 AM	a
shrtfps3.cpl	256 KB		02:25:12 PM	a
shrtfps4.cpl	86 KB		10:35:56 AM	a
shrtfps5.cpl	86 KB	3	10:35:56 AM	а
shrttunl.cpl	171 KB		12:21:42 PM	а
		-		

Total files size: 11 MB; 11315 KB; 11586502 Bytes


• Exhibit B1: Technically Elite MeterFlow Accelerator Modules Testbench Specification (Document MFATest.pdf in directory of Exhibit A0)

# **DRAFT**

# Technically Elite MeterFlow Accelerator Modules Testbench Specification

# Not For External Release!

Revision	History	
Version	Date	Description
0.1		Collect earlier documents. Format document.
0.9		Technically Elite review release.



# 1 Introduction


This document describes the methodology to be used to build testbenches for the MeterFlow Accelerator Modules Verilog and VHDL implementations. The goal is to have fully automated testing. This means that the unit under tests (UUT) output is compared to expected data generated by the C model and the results can be reported as pass/fail. The input to the testbenches are files generated by the MeterFlow Compiler.

# 1.1 Technically Elite MeterFlow Accelerator Modules Testbench

- Written in both the Verilog and VHDL
- Asynchronous interfaces each have a separate clock
- Automated testing and result reporting
- The same input files read by the testbenches and the C model



# 2 Test Flow Chart




# 2.1 Test Flow Chart Description


The MeterFlow Compiler takes as it's input three sets of files. The first is the Protocol List file. This file describes the protocols this implementation of the hardware must recognize and process. The compiler will then lookup each of the protocols in the list for their Packet Description Language file. Each of these files describes how to recognize and process the protocol. Finally the compiler may be given a Hardware Description files that specifies the hardware resources available for this implementation. The compiler can also generate this file by determining the minimum resources required to implement all the protocols in the list.

The compiler outputs the databases used by the MeterFlow accelerator. These databases can be read into the C model, the UUT and the actual hardware (if it exists). It also outputs a set of input stimulus files for both the C model and the testbenches.

The C model emulates the functions of the UUT and produces expected data files. These files contain cycle by cycle data that the testbench uses to check the results of the test.



# 3 Testbench Block Diagram



Confidential

# 3.1 Testbench Block Diagram Description

The testbenches are built up of separate processes run concurrently. The Clock and Reset Process generates the system clock and system reset signals. If a process requires a different clock, such as the SD/SGRAM Memory Process, it generates that clock itself.

The SD/SGRAM Memory Process instantiates the target memory the system is to use. An accurate model of the memory is required to assure valid results.

The three processes that are shown importing files, each instantiate memories to hold the data read from the files. These memories act as patterns to be either driven into the UUT or patterns the output of the UUT are compared against. Since the UUT must be programmed before testing can begin, there is a handshake between each of the three processes. This is shown in the diagram as the Start signals.

The test begins with the CPU Input Interface Process programming the UUT. Once the UUT is programmed, the CPU Input Interface Process raises it's Start output. This tells the DataPort Interface Process to begin sending packets into the UUT. After the packets are completed the DataPort Interface Process raises it's Start output. The CPU Output Interface Process then begins reading the flow database. It checks the flows against the expected data and writes the Test Results file.

• Exhibit B2: The first page of file big.cpl.

The cpl files (big.cpl, bigfgc3.cpl, bigfgpc.cpl, bigfpayl.cpl, bigfpayl2.cpl, bigfpgrp.cpl, bigfpgrp2.cpl, bigfrag2.cpl, bigfrag2.cpl, output.cpl, Protocols.cpl, short.cpl, shrtfpg2.cpl, shrtfps3.cpl, shrtfps4.cpl, shrtfps5.cpl, shrttunl.cpl) are files for the protocol compiler of all the actual protocols recognized by the system. These files include a description of the parser information for the parser to perform the parsing/extracting operation according to the protocol. They also contain the state processing states for the state operations of elements (d) and (e) of claim 54. The first page of one file is provided.

```
-- Generated on 22:04:05
0x017C -- Total number of protocols (380 dec)
 __ ***********************************
 -- Virtual Layer Decodes
 __ **********************
VirtualBase -- Text Name
 0 \times 00
          -- InternalProtocolCode
          -- HeaderLengthFixed (0x00 - no [computed], 0x01 - yes [fixed])
 0 \times 01
          -- HeaderLengthElementSize (0x00 - byte, 0x01 nibble)
 0 \times 00
          -- HeaderLengthWord (0x00 - byte count, 0x01 word count (32 bits))
 00x0
          -- HeaderLengthField (byte offset or nibble offset)
 0x01
          -- DLCLayerFlag ( NO )
 0 \times 0 0
          -- DLCLayerDestOffset ( NULL )
 00x0
 0x00
          -- DLCLayerDestMask ( NULL )
          -- DLCLayerSrcOffset ( NULL )
 0x00
 00x0
          -- DLCLayerSrcMask ( NULL )
          -- NetLayerFlag ( NO )
 0x00
          -- NetLayerAddressSize ( NULL )
 0 \times 00
          -- NetLayerDestOffset ( NULL )
 0 \times 00
          -- NetLayerDestMask ( NULL )
 0 \times 00
 0 \times 00
          -- NetLayerSrcOffset ( NULL )
 00x0
          -- NetLayerSrcMask ( NULL )
 00x0
          -- NetLayerFragments ( NULL )
          -- TunnelLayerFlag ( NO )
 0 \times 00
          -- TunnelLayerAddressSize ( NULL )
 0 \times 00
          -- TunnelLayerDestOffset ( NULL )
 0 \times 00
          -- TunnelLayerDestMask ( NULL )
 0x00
 0x00
          -- TunnelLayerSrcOffset ( NULL )
 00x0
          -- TunnelLayerSrcMask ( NULL )
          -- TunnelLayerFragments ( NULL )
 0 \times 0 
          -- ConnectionLayerFlag
 0x00
          -- ChildRecognitionTypeLengthFlag
 00x0
          -- ChildRecognitionIgnoreSource (0x00 - no, 0x01 - yes [ignore] )
 0x01
          -- ChildRecognitionSize
 0x01
 0x00
          -- ChildRecognitionDestOffset
 00x0
          -- ChildRecognitionSrcOffset
          -- NumChildren (1 children)
 0 \times 0.1
 0x01
         -- RecognitionCode
 0x01
         -- Ethernet Base
 -- DLC Layer Decodes
 __ *******************************
 -- DLC (base) Ethernet V2 Decodes
 EtherType -- Text Name
          -- InternalProtocolCode
 0x01
 0x01
          -- HeaderLengthFixed (0x00 - no [computed], 0x01 - yes [fixed])
          -- HeaderLengthElementSize (0x00 - byte, 0x01 nibble)
 0 \times 00
          -- HeaderLengthWord (0x00 - byte count, 0x01 word count (32 bits))
 0 \times 0 
          -- HeaderLengthField (byte offset or nibble offset)
 0x0E
          -- DLCLayerFlag ( YES )
 0x01
          -- DLCLayerDestOffset ( 0 - 5 )
 00x0
 0xFF
          -- DLCLayerDestMask ( All bits )
          -- DLCLayerSrcOffset ( 6 - 11 )
 0x06
```

a de la constantina della constantina della cons

• Exhibit B3: The file MFATEST.HEX that contains the actual packets captured by the packet acquisition device described in element (a) of claims 11 and 54, and corresponding to the contents of element (b), the input buffer memory of claim 29. The packet acquisition device for the experiment was a SUN workstation connected to a connection point of a network.

```
42
08 00 20 13 10 D2 00 A0 24 75 C7 78 08 00 45 00
00 30 B0 6C 40 00 80 06 94 14 59 06 06 03 59 07
FE 36 09 53 00 6E 1A 5D 8A 6E 50 DA 49 60 50 18
1D 4B BF 97 00 00 52 45 54 52 20 32 0D 0A FD 6E
9D F5
*_*_*_*_*_*_*_*_*_*_*_*_*_*_*_*_*_*_*
00 00 00 00 08 00 20 13 10 D2 00 A0 24 75 C7 78
00 08 59 07 FE 36 00 00 00 00 00 00 00 00 00 00
00 00 59 06 06 03 00 00 00 00 00 00 00 00 00
00 00 00 2B 00 00 00 00 00 00 00 00 00 00 00 00
00 00 00 00 00 00 00 47 00 6E 00 00 09 53 00 00
*_*_*_*_*_*_*_*_*_*_*_*_*_*_*
00 A0 24 75 C7 78 08 00 20 13 10 D2 08 00 45 00
00 39 16 03 00 00 3C 06 B2 75 59 07 FE 36 59 06
06 03 00 6E 09 53 50 DA 49 60 1A 5D 8A 76 50 18
10 00 5D 6C 00 00 2B 4F 4B 20 31 33 35 31 20 6F
63 74 65 74 73 0D 0A CA E0 6A B1
*_*_*_*_*_*_*_*_*_*_*_*_*_*_*
00 00 00 00 00 A0 24 75 C7 78 08 00 20 13 10 D2
00 08 59 06 06 03 00 00 00 00 00 00 00 00 00
00 00 59 07 FE 36 00 00 00 00 00 00 00 00 00 00
00 00 00 2B 00 00 00 00 00 00 00 00 00 00 00 00
00 00 00 00 00 00 00 47 09 53 00 00 00 6E 00 00
40
08 00 20 13 10 D2 00 A0 24 75 C7 78 08 00 45 00
00 28 B1 6C 40 00 80 06 93 1C 59 06 06 03 59 07
FE 36 09 53 00 6E 1A 5D 8A 76 50 DA 49 71 50 10
1D 3A 93 73 00 00 00 00 00 00 00 00 02 03 21 C2
*_*_*_*_*_*_*_*_*_*_*_*_*_*_*_*_*_*
00 00 00 00 08 00 20 13 10 D2 00 A0 24 75 C7 78
00 08 59 07 FE 36 00 00 00 00 00 00 00 00 00 00
00 00 59 06 06 03 00 00 00 00 00 00 00 00 00
00 00 00 2B 00 00 00 00 00 00 00 00 00 00 00 00
00 00 00 00 00 00 00 47 00 6E 00 00 09 53 00 00
```

4 TO: 00A02475C778 FROM: 0800201310D2 22:53:51<0.002>

```
Pkt: 4, Len: 1120/1390
       00 A0 24 75 C7 78 08 00
                                  20 13 10 D2 08 00 45 00
                                                            ..$u.ж.. ....Е.
0000
       05 5C 16 05 00 00 3C 06
                                 AD 50 59 07 FE 36 59 06
                                                            .\....<..PY..6Y.
0010
       06 03 00 6E 09 53 50 DA
                                  49 71 1A 5D 8A 76 50 18
                                                            ...n.SP.Iq.].vP.
0020
                                  74 75 72 6E 2D 50 61 74
                                                            ..S...Return-Pat
       10 00 53 11 00 00 52 65
0030
                                  7A 67 65 72 40 74 65 63
                                                            h: <jmetzger@tec
       68 3A 20 3C 6A 6D 65 74
0040
                                                            elite.com>..Rece
0050
       65 6C 69 74 65 2E 63 6F
                                  6D 3E 0D 0A 52 65 63 65
                                  6F 6D 20 6E 61 74 61 64
                                                            ived: from natad
       69 76 65 64 3A 20 66 72
0060
                                  74 65 2E 63 6F 6D 20 62
                                                            m.tecelite.com b
       6D 2E 74 65 63 65 6C 69
0070
       79 20 73 75 70 65 72 2E
                                  74 65 63 65 6C 69 74 65
                                                            y super.tecelite
0080
                                  31 2F 53 4D 49 2D 34 2E
                                                            .com (4.1/SMI-4.
       2E 63 6F 6D 20 28 34 2E
0090
                                  41 41 32 38 34 30 38 3B
                                                            1)...id AA28408;
       31 29 0D 0A 09 69 64 20
00A0
                                                             Thu, 10 Sep 98
       20 54 68 75 2C 20 31 30
                                  20 53 65 70 20 39 38 20
00B0
                                  20 50 44 54 0D 0A 52 65
                                                            17:37:37 PDT..Re
       31 37 3A 33 37 3A 33 37
00C0
       63 65 69 76 65 64 3A 20
                                  66 72 6F 6D 20 73 6D 74
                                                            ceived: from smt
0000
       70 6C 69 6E 6B 2E 74 65
                                  63 65 6C 69 74 65 2E 63
                                                            plink.tecelite.c
00E0
                                                            om (smtplink [89
                                  6C 69 6E 6B 20 5B 38 39
       6F 6D 20 28 73 6D 74 70
00F0
                                 5D 29 0D 0A 09 62 79 20
                                                            .7.7.100])...by
0100
       2E 37 2E 37 2E 31 30 30
```


:

::

O'COMPANY OF THE PARTY OF

5 TO: 0800201310D2 FROM: 00A02475C778

\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*



Pkt: 5, Len: 64/64 0000 08 00 20 13 10 D2 00 A0 24 75 C7 78 08 00 45 00 .....\$u.x..E. 0010 00 28 B2 6C 40 00 80 06 92 1C 59 06 06 03 59 07 .(.1@....Y...Y.

```
0020
    FE 36 09 53 00 6E 1A 5D 8A 76 50 DA 4E A5 50 10 .6.s.n.].vp.N.p.
6
          TO: 0800201310D2
                                        2:53:53<2.556>
          FROM: 00A02475C778
Pkt: 6, Len: 66/66
0000 08 00 20 13 10 D2 00 A0 24 75 C7 78 08 00 45 00
                                               .. .....$u.x..E.
    00 30 B3 6C 40 00 80 06 91 14 59 06 06 03 59 07
0010
                                               .0.1G....Y...Y.
0020 FE 36 09 53 00 6E 1A 5D 8A 76 50 DA 4E A5 50 18
                                               .6.S.n.].vP.N.P.
    22 38 CB 6A 00 00 44 45 4C 45 20 32 0D 0A BC F6
0030
                                               "8.j..DELE 2....
0040 77 D9
                                               w.
2:53:53<0.001>
          TO: 00A02475C778
          FROM: 0800201310D2
Pkt: 7, Len: 91/91
    00 A0 24 75 C7 78 08 00 20 13 10 D2 08 00 45 00 ...u.x.. ....E.
0000
    00 49 16 09 00 00 3C 06 B2 5F 59 07 FE 36 59 06 .I....<.._Y..6Y.
0010
    06 03 00 6E 09 53 50 DA 4E A5 1A 5D 8A 7E 50 18 ...n.SP.N..].~P.
0020
                                               ..?L..+OK Messag
0030 10 00 3F 4C 00 00 2B 4F 4B 20 4D 65 73 73 61 67
0040 65 20 32 20 68 61 73 20 62 65 65 6E 20 64 65 6C e 2 has been del
0050 65 74 65 64 2E 0D 0A 52 E8 E2 05
                                               eted...R...
22:53:53<0.002>
          TO: 0800201310D2
          FROM: 00A02475C778
Pkt: 8, Len: 64/64
0000 08 00 20 13 10 D2 00 A0
                         24 75 C7 78 08 00 45 00 .....$u.x..E.
                                               ...1@....y...y.
0010 00 2E B4 6C 40 00 80 06 90 16 59 06 06 03 59 07
0020 FE 36 09 53 00 6E 1A 5D 8A 7E 50 DA 4E C6 50 18
                                               .6.S.n.].~P.N.P.
0030 22 17 E1 77 00 00 51 55 49 54 0D 0A 66 C7 F0 F5 "..w..QUIT..f...
:53:53<0.029>
          TO: 00A02475C778
          FROM: 0800201310D2
Pkt: 9, Len: 96/96
0000 00 A0 24 75 C7 78 08 00 20 13 10 D2 08 00 45 00 ....x.....E.
    00 4E 16 0A 00 00 3C 06 B2 59 59 07 FE 36 59 06 .N....<...YY...6Y.
0010
0020 06 03 00 6E 09 53 50 DA 4E C6 1A 5D 8A 84 50 18 ...n.SP.N..]..P.
    10 00 A0 4C 00 00 2B 4F
                         4B 20 50 6F 70 20 73 65
                                               ...L..+OK Pop se
0030
    72 76 65 72 20 61 74 20
                          73 75 70 65 72 20 73 69
                                               rver at super si
0040
0050 67 6E 69 6E 67 20 6F 66 66 2E 0D 0A 0D 7A D8 45
                                               gning off....z.E
*_*_*_*_*_*_*_*_*_*_*
                                     22:53:53<0.003>
     10
          TO: 00A02475C778
```

Pkt: 10, Len: 64/64

FROM: 0800201310D2

```
00 A0 24 75 C7 78 08 00 20 13 10 D2 08 00 45 00 ...$u.x.. .....E.
0000
0010 00 28 16 0B 00 00 3C 06 B2 7E 59 07 FE 36 59 06 .(...<...~Y...6Y.
0020 06 03 00 6E 09 53 50 DA 4E EC 1A 5D 8A 84 50 11 ...n.SP.N..]..P.
0030 10 00 9B 23 00 00 00 00 00 00 00 2B A5 6E 6A ...#......+.nj
*_*_*_*_*_*_*_*_*_*_*_*_*_*_*_*_*
           TO: 0800201310D2
                                                 1:53:53<0.000>
     11
           FROM: 00A02475C778
Pkt: 11, Len: 64/64
0000 08 00 20 13 10 D2 00 A0 24 75 C7 78 08 00 45 00 ......$u.x..E.
0010 00 28 B5 6C 40 00 80 06 8F 1C 59 06 06 03 59 07 .(.l@.....Y...Y.
0020 FE 36 09 53 00 6E 1A 5D
                           8A 84 50 DA 4E ED 50 10 .6.S.n.]..P.N.P.
0030 21 F1 89 32 00 00 00 00 00 00 00 BA 06 A9 CC !..2......
*_*_*_*_*_*_*_*_*_*_*_*_*_*_*_*_*
           TO: 0800201310D2
                                                2:53:53<0.031>
      12
           FROM: 00A02475C778
Pkt: 12, Len: 64/64
0000 08 00 20 13 10 D2 00 A0 24 75 C7 78 08 00 45 00 .....$u.x..E.
0010 00 28 B6 6C 40 00 80 06 8E 1C 59 06 06 03 59 07 .(.1@.....Y...Y.
0020 FE 36 09 53 00 6E 1A 5D 8A 84 50 DA 4E ED 50 11 .6.S.n.]..P.N.P.
0030 21 F1 89 31 00 00 00 00 00 00 00 1C BC F9 85 !..1.....
*_*_*_*_*_*_*_*_*_*_*_*_*_*_*_*
                                               22:53:53<0.001>
           TO: 00A02475C778
      13
           FROM: 0800201310D2
Pkt: 13, Len: 64/64
0000 00 A0 24 75 C7 78 08 00 20 13 10 D2 08 00 45 00 ....x.....E.
     00 28 16 0C 00 00 3C 06 B2 7D 59 07 FE 36 59 06 .(...<..)Y..6Y.
0010
0020 06 03 00 6E 09 53 50 DA 4E ED 1A 5D 8A 85 50 10
                                                    ...n.SP.N..]..P.
0030 10 00 9B 22 00 00 00 00 00 00 00 E0 F4 BC B0
                                                    . . . " . . . . . . . . . . . . .
*_*_*_*_*_*_*_*_*_*_*_*_*_*_*_*_*_*_*_*
                                                 2:53:58<4.755>
           TO: 006008C0D710
      14
            FROM: 00A076A010F2
Pkt: 14, Len: 64/64
0000 00 60 08 C0 D7 10 00 A0 76 A0 10 F2 08 00 45 00
                                                     .`....v...E.
     00 2C 5F FE 40 00 80 06 B9 0B 59 59 18 06 59 4B .,_.G....YY..YK
0010
0020 17 18 05 B4 00 8B 01 BE 3A 7E 00 00 00 00 60 02
                                                    0030 20 00 53 E9 00 00 02 04 05 B4 20 00 D9 FB 20 4D .S..... M
*_*_*_*_*_*_*_*_*_*_*_*_*_*_*_*_*_*_*_*
                                                22:53:58<0.001>
           TO: 00A076A010F2
      15
            FROM: 006008C0D710
Pkt: 15, Len: 64/64
0000 00 A0 76 A0 10 F2 00 60 08 C0 D7 10 08 00 45 00 ..v.....E.
     00 2C 49 7C 40 00 80 06 CF 8D 59 4B 17 18 59 59 .,I @....YK..YY
0010
     18 06 00 8B 05 B4 1E CD 51 3B 01 BE 3A 7F 60 12
                                                     .....Q;..:.`.
0020
```

• Exhibit B4: The file packets.txt that describes the nature of the packets in MFATEST.HEX.

```
***** Packet ID: 1 *****
ETHERNET=====
Destination Address: 080020-1310d2 (super)
Source Address: 006097-9d6b1d (embedded-pc)
Ethernet Type: 08-00 (IP)
TP=======
                            Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 44 (0x2c)
Identification: 56918 (0xde56)
Reserved: 0
Don't Fragment (DF): Don't Fragment(1)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 32 (0x20)
Protocol: TCP(6)
Header Checksum: 7B B5
Source IP: 89.76.80.54 (embedded-pc)
Destination IP: 89.7.254.54 (super)
Source Port: (1427)
Destination Port: POP3(110)
Sequence Number: 16058242 (Oxf50782)
Acknowledgement Number: 0
Data Offset: 6 (0x6)
Reserved: 0
urgent Field (URG): 0
Acknowledgement field (ACK): 0
Push Function (PSH): 0
Reset Connection (RST): 0
Synchronize Sequence (SYN): 1
No More Data (FIN): 0
Window Size: 8192 (0x2000)
Checksum: 68 EE
Urgent Pointer: 0
***** Packet ID: 2 *****
ETHERNET=======
Destination Address: 006097-9d6b1d (embedded-pc)
Source Address: 080020-1310d2 (super)
Ethernet Type: 08-00 (IP)
IP========
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(Ó)
TOS Throughput: Normal Throughput(O)
TOS Reliability: Normal Reliability(0)
Total Length: 44 (0x2c)
Identification: 1630 (0x65e)
Reserved: 0
Don't Fragment (DF): May Fragment(0)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
```

```
packets.txt
Time to Live (TTL): 60 (0x3c)
Protocol: TCP(6)
Header Checksum: 77 AE
Source IP: 89.7.254.54 (super)
Destination IP: 89.76.80.54 (embedded-pc)
Source Port: POP3(110)
Destination Port: (1427)
Sequence Number: 1240192000 (0x49ebd400)
Acknowledgement Number: 16058243 (0xf50783)
Data Offset: 6 (0x6)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 0
Reset Connection (RST): 0
Synchronize Sequence (SYN): 1
No More Data (FIN): 0
Window Size: 4096 (0x1000)
Checksum: 5A F1
Urgent Pointer: 0
**** Packet ID: 3 ****
ETHERNET==============
Destination Address: 080020-1310d2 (super)
Source Address: 006097-9d6b1d (embedded-pc)
Ethernet Type: 08-00 (IP)
IP======
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 40 (0x28)
Identification: 57174 (0xdf56)
Reserved: 0
Don't Fragment (DF): Don't Fragment(1)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 32 (0x20)
Protocol: TCP(6)
Header Checksum: 7A B9
Source IP: 89.76.80.54 (embedded-pc)
Destination IP: 89.7.254.54 (super)
TCP==========
Source Port: (1427)
Destination Port: POP3(110)
Sequence Number: 16058243 (0xf50783)
Acknowledgement Number: 1240192001 (0x49ebd401)
Data Offset: 5 (0x5)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 0
Reset Connection (RST): 0
```

Synchronize Sequence (SYN): 0 No More Data (FIN): 0 Window Size: 8760 (0x2238)

Checksum: 60 76 Urgent Pointer: 0

```
***** Packet ID: 4 *****
ETHERNET=====
Destination Address: 006097-9d6b1d (embedded-pc)
Source Address: 080020-1310d2 (super)
Ethernet Type: 08-00 (IP)
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 120 (0x78)
Identification: 1649 (0x671)
Reserved: 0
Don't Fragment (DF): May Fragment(0)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 60 (0x3c)
Protocol: TCP(6)
Header Checksum: 77 4F
Source IP: 89.7.254.54 (super)
Destination IP: 89.76.80.54 (embedded-pc)
Source Port: POP3(110)
Destination Port: (1427)
Sequence Number: 1240192001 (0x49ebd401)
Acknowledgement Number: 16058243 (0xf50783)
Data Offset: 5 (0x5)
Reserved: 0
urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 1
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
No More Data (FIN): 0
Window Size: 4096 (0x1000)
Checksum: BA 88
urgent Pointer: 0
Data:
0000 -- 2B 4F 4B 20 51 55 41 4C 43 4F +OK QUALCO
0010 -- 4D 4D 20 50 6F 70 20 73 65 72
                                               MM Pop ser
                                               ver derive
0020 -- 76 65 72 20 64 65 72 69 76 65
0030 -- 64 20 66 72 6F 6D 20 55 43 42
                                               d from UCB
0040 -- 20 28 76 65 72 73 69 6F 6E 20 0050 -- 32 2E 31 2E 34 2D 52 33 29 20 0060 -- 61 74 20 73 75 70 65 72 20 73
                                                (version
                                               2.1.4-R3)
                                               at super s
0070 -- 74 61 72 74 69 6E 67 2E 0D 0A
                                              tarting...
 ***** Packet ID: 5 *****
Destination Address: 080020-1310d2 (super)
Source Address: 006097-9d6b1d (embedded-pc)
Ethernet Type: 08-00 (IP)
Version: 4
Header Length: 5 (0x5)
 Type of Service: 00
```

```
packets.txt
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 55 (0x37)
Identification: 57430 (0xe056)
Reserved: 0
Don't Fragment (DF): Don't Fragment(1)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 32 (0x20)
Protocol: TCP(6)
Header Checksum: 79 AA
Source IP: 89.76.80.54 (embedded-pc)
Destination IP: 89.7.254.54 (super)
Source Port: (1427)
Destination Port: POP3(110)
Sequence Number: 16058243 (0xf50783)
Acknowledgement Number: 1240192081 (0x49ebd451)
Data Offset: 5 (0x5)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 1
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
No More Data (FIN): 0
Window Size: 8680 (0x21e8)
Checksum: E4 02
Urgent Pointer: 0
DATA========
Data:
0000 -- 55 53 45 52 20 6A 6D 61 69 78 USER jmaix 0010 -- 6E 65 72 0D 0A ner..
***** Packet ID: 6 *****
ETHERNET======
Destination Address: 006097-9d6b1d (embedded-pc)
Source Address: 080020-1310d2 (super)
Ethernet Type: 08-00 (IP)
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 77 (0x4d)
Identification: 1650 (0x672)
Reserved: 0
Don't Fragment (DF): May Fragment(0)
More Fragment (MF): Last Fragment (0)
Fragment Offset: 0
Time to Live (TTL): 60 (0x3c)
Protocol: TCP(6)
Header Checksum: 77 79
Source IP: 89.7.254.54 (super)
Destination IP: 89.76.80.54 (embedded-pc)
Source Port: POP3(110)
```

```
Destination Port: (1427)
Sequence Number: 1240192081 (0x49ebd451)
Acknowledgement Number: 16058258 (0xf50792)
Data Offset: 5 (0x5)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 1
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
No More Data (FIN): 0
Window Size: 4096 (0x1000)
Checksum: C1 E2
Urgent Pointer: 0
DATA=======
Data:
0000 -- 2B 4F 4B 20 50 61 73 73 77 6F +OK Passwo
0010 -- 72 64 20 72 65 71 75 69 72 65 rd require
0020 -- 64 20 66 6F 72 20 6A 6D 61 69 d for jmai
0030 -- 78 6E 65 72 2E 0D 0A xner...
***** Packet ID: 7 *****
Destination Address: 080020-1310d2 (super)
Source Address: 006097-9d6b1d (embedded-pc)
Ethernet Type: 08-00 (IP)
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 55 (0x37)
Identification: 57686 (0xe156)
Reserved: 0
Don't Fragment (DF): Don't Fragment(1)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 32 (0x20)
Protocol: TCP(6)
Header Checksum: 78 AA
Source IP: 89.76.80.54 (embedded-pc)
Destination IP: 89.7.254.54 (super)
Source Port: (1427)
Destination Port: POP3(110)
Sequence Number: 16058258 (0xf50792)
Acknowledgement Number: 1240192118 (0x49ebd476)
Data Offset: 5 (0x5)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 1
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
No More Data (FIN): 0
Window Size: 8643 (0x21c3)
Checksum: DB 04
Urgent Pointer: 0
```

```
Data:
0000 -- 50 41 53 53 20 6A 6D 61 69 78 PASS jmaix 0010 -- 6E 65 72 0D 0A ner..
***** Packet ID: 8 *****
ETHERNET======
Destination Address: 006097-9d6b1d (embedded-pc)
Source Address: 080020-1310d2 (super)
Ethernet Type: 08-00 (IP)
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 40 (028)
Identification: 1651 (0x673)
Reserved: 0
Don't Fragment (DF): May Fragment(0)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 60 (0x3c) Protocol: TCP(6)
Header Checksum: 77 9D
Source IP: 89.7.254.54 (super)
Destination IP: 89.76.80.54 (embedded-pc)
Source Port: POP3(110)
Destination Port: (1427)
Sequence Number: 1240192118 (0x49ebd476)
Acknowledgement Number: 16058273 (0xf507a1)
Data Offset: 5 (0x5)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 0
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
No More Data (FIN): 0
Window Size: 4096 (0x1000)
Checksum: 72 1B
Urgent Pointer: 0
**** Packet ID: 9 ****
ETHERNET======
Destination Address: 006097-9d6b1d (embedded-pc)
Source Address: 080020-1310d2 (super)
Ethernet Type: 08-00 (IP)
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 83 (0x53)
Identification: 1654 (0x676)
Reserved: 0
```

```
packets.txt

Don't Fragment (DF): May Fragment(0)

More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 60 (0x3c)
Protocol: TCP(6)
Header Checksum: 77 6F
Source IP: 89.7.254.54 (super)
Destination IP: 89.76.80.54 (embedded-pc)
Source Port: POP3(110)
Destination Port: (1427)
Sequence Number: 1240192118 (0x49ebd476)
Acknowledgement Number: 16058273 (0xf507a1)
Data Offset: 5 (0x5)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 1
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
No More Data (FIN): 0
Window Size: 4096 (0x1000)
Checksum: 40 BC
Urgent Pointer: 0
DATA====
Data:
0000 -- 2B 4F 4B 20 6A 6D 61 69 78 6E
                                                         +OK jmaixn
0010 -- 65 72 20 68 61 73 20 30 20 6D 0020 -- 65 73 73 61 67 65 28 73 29 20 0030 -- 28 30 20 6F 63 74 65 74 73 29
                                                         er has 0 m
                                                         essage(s)
                                                         (0 octets)
0040 -- 2E 0D 0A
**** Packet ID: 10 ****
ETHERNET==========
Destination Address: 080020-1310d2 (super)
Source Address: 006097-9d6b1d (embedded-pc)
Ethernet Type: 08-00 (IP)
TP==========
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 46 (0x2e)
Identification: 57942 (0xe256)
Reserved: 0
Don't Fragment (DF): Don't Fragment(1)
More Fragment (MF): Last Fragment(0)
 Fragment Offset: 0
 Time to Live (TTL): 32 (0x20)
 Protocol: TCP(6)
Header Checksum: 77 B3
Source IP: 89.76.80.54 (embedded-pc)
Destination IP: 89.7.254.54 (super)
 Source Port: (1427)
Destination Port: POP3(110)
Sequence Number: 16058273 (0xf507a1)
Acknowledgement Number: 1240192161 (0x49ebd4a1)
 Data Offset: 5 (0x5)
                                                        Page 7
```

```
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 1
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
No More Data (FIN): 0
Window Size: 8600 (0x2198)
Checksum: BE 97
Urgent Pointer: 0
DATA=====
Data: 53 54 41 54 OD OA
                                  STAT..
***** Packet ID: 11 *****
ETHERNET======
Destination Address: 006097-9d6b1d (embedded-pc)
Source Address: 080020-1310d2 (super)
Ethernet Type: 08-00 (IP)
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 49 (0x31)
Identification: 1655 (0x677)
Reserved: 0
Don't Fragment (DF): May Fragment(0)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 60 (0x3c)
Protocol: TCP(6)
Header Checksum: 77 90
Source IP: 89.7.254.54 (super)
Destination IP: 89.76.80.54 (embedded-pc)
Source Port: POP3(110)
Destination Port: (1427)
Sequence Number: 1240192161 (0x49ebd4a1)
Acknowledgement Number: 16058279 (0xf507a7)
Data Offset: 5 (0x5)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 1
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
No More Data (FIN): 0
Window Size: 4096 (0x1000)
Checksum: 91 3C
Urgent Pointer: 0
DATA=====
Data: 2B 4F 4B 20 30 20 30 0D 0A +OK 0 0..
***** Packet ID: 12 *****
ETHERNET============
Destination Address: 080020-1310d2 (super)
Source Address: 006097-9d6b1d (embedded-pc)
Ethernet Type: 08-00 (IP)
```

```
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 46 (0x2e)
Identification: 58198 (0xe356)
Reserved: 0
Don't Fragment (DF): Don't Fragment(1)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 32 (0x20)
Protocol: TCP(6)
Header Checksum: 76 B3
Source IP: 89.76.80.54 (embedded-pc)
Destination IP: 89.7.254.54 (super)
Source Port: (1427)
Destination Port: POP3(110)
Sequence Number: 16058279 (0xf507a7)
Acknowledgement Number: 1240192170 (0x49ebd4aa)
Data Offset: 5 (0x5)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 1
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
No More Data (FIN): 0
Window Size: 8591 (0x218f)
Checksum: B8 90
Urgent Pointer: 0
DATA=======
Data: 51 55 49 54 OD OA
                                     QUIT..
**** Packet ID: 13 ****
Destination Address: 006097-9d6b1d (embedded-pc)
Source Address: 080020-1310d2 (super)
Ethernet Type: 08-00 (IP)
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 78 (0x4e)
Identification: 1656 (0x678)
Reserved: 0
Don't Fragment (DF): May Fragment(0)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 60 (0x3c)
Protocol: TCP(6)
Header Checksum: 77 72
Source IP: 89.7.254.54 (super)
Destination IP: 89.76.80.54 (embedded-pc)
                                                   Page 9
```

,

```
Source Port: POP3(110)
Destination Port: (1427)
Sequence Number: 1240192170 (0x49ebd4aa)
Acknowledgement Number: 16058285 (0xf507ad)
Data Offset: 5 (0x5)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 1
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
No More Data (FIN): 0
Window Size: 4096 (0x1000)
Checksum: 76 DD
Urgent Pointer: 0
DATA=====
Data:
0000 -- 2B 4F 4B 20 50 6F 70 20 73 65 +OK Pop se

0010 -- 72 76 65 72 20 61 74 20 73 75 rver at su

0020 -- 70 65 72 20 73 69 67 6E 69 6E per signin

0030 -- 67 20 6F 66 66 2E 0D 0A g off...
***** Packet ID: 14 *****
Destination Address: 080020-1310d2 (super)
Source Address: 006097-9d6b1d (embedded-pc)
Ethernet Type: 08-00 (IP)
IP=======
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS THIOUGHPUT. NOTHAI THIOUGHPUT(0)
TOS Reliability: Normal Reliability(0)
Total Length: 40 (0x28)
Identification: 58454 (0xe456)
Reserved: 0
Don't Fragment (DF): Don't Fragment(1)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 32 (0x20)
Protocol: TCP(6)
Header Checksum: 75 B9
Source IP: 89.76.80.54 (embedded-pc)
Destination IP: 89.7.254.54 (super)
Source Port: (1427)
Destination Port: POP3(110)
Sequence Number: 16058285 (Oxf507ad)
Acknowledgement Number: 1240192208 (Ox49ebd4d0)
Data Offset: 5 (0x5)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 0
Reset Connection (RST): 0
 Synchronize Sequence (SYN): 0
No More Data (FIN): 1
Window Size: 8553 (0x2169)
Checksum: 60 4B
```

Urgent Pointer: 0

```
***** Packet ID: 15 *****
 ETHERNET======
 Destination Address: 006097-9d6b1d (embedded-pc)
Source Address: 080020-1310d2 (super)
 Ethernet Type: 08-00 (IP)
 Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
 TOS Throughput: Normal Throughput(0)
 TOS Reliability: Normal Reliability(0)
Total Length: 40 (0x28)
 Identification: 1657 (0x679)
 Reserved: 0
Don't Fragment (DF): May Fragment(0)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
 Time to Live (TTL): 60 (0x3c)
 Protocol: TCP(6)
 Header Checksum: 77 97
Source IP: 89.7.254.54 (super)
Destination IP: 89.76.80.54 (embedded-pc)
 TCP========
Source Port: POP3(110)
Destination Port: (1427)
Sequence Number: 1240192208 (0x49ebd4d0)
Acknowledgement Number: 16058286 (0xf507ae)
Data Offset: 5 (0x5)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 0
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
No More Data (FIN): 0
Window Size: 4096 (0x1000)
Checksum: 71 B4
Urgent Pointer: 0
***** Packet ID: 16 *****
ETHERNET==========
Destination Address: 006097-9d6b1d (embedded-pc)
Source Address: 080020-1310d2 (super)
Ethernet Type: 08-00 (IP)
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 40 (0x28)
Identification: 1658 (0x67a)
Reserved: 0
Don't Fragment (DF): May Fragment(0)
More Fragment (MF): Last Fragment(0)
```

```
Fragment Offset: 0
Time to Live (TTL): 60 (0x3c)
Protocol: TCP(6)
Header Checksum: 77 96
Source IP: 89.7.254.54 (super)
Destination IP: 89.76.80.54 (embedded-pc)
Source Port: POP3(110)
Destination Port: (1427)
Sequence Number: 1240192208 (0x49ebd4d0)
Acknowledgement Number: 16058286 (0xf507ae)
Data Offset: 5 (0x5)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 0
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
No More Data (FIN): 1
window Size: 4096 (0x1000)
Checksum: 71 B3
Urgent Pointer: 0
**** Packet ID: 17 ****
ETHERNET=============
Destination Address: 080020-1310d2 (super)
Source Address: 006097-9d6b1d (embedded-pc)
Ethernet Type: 08-00 (IP)
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 40 (0x28)
Identification: 58710 (0xe556)
Reserved: 0
Don't Fragment (DF): Don't Fragment(1)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 32 (0x20)
Protocol: TCP(6)
Header Checksum: 74 B9
Source IP: 89.76.80.54 (embedded-pc)
Destination IP: 89.7.254.54 (super)
TCP======
Source Port: (1427)
Destination Port: POP3(110)
Sequence Number: 16058286 (Oxf507ae)
Acknowledgement Number: 1240192209 (0x49ebd4d1)
Data Offset: 5 (0x5)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 0
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
No More Data (FIN): 0
Window Size: 8553 (0x2169)
Checksum: 60 4A
```

Urgent Pointer: 0

```
***** Packet ID: 18 *****
ETHERNET===========
Destination Address: 080020-0dddf9 (c3po)
Source Address: 0000a3-b0022a (TecElite-N.b0022a)
Ethernet Type: 08-00 (IP)
IP==========:
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 40 (0x28)
Identification: 37459 (0x9253)
Reserved: 0
Don't Fragment (DF): May Fragment(0)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 61 (0x3d) Protocol: TCP(6)
Header Checksum: 15 3D
Source IP: 192.190.175.254 (ftp)
Destination IP: 89.111.12.20 (c3po)
TCP============
Source Port: TELNET(23)
Destination Port: (32779)
Sequence Number: 3652221321 (0xd9b07989)
Acknowledgement Number: 4022713487 (0xefc5bc8f)
Data Offset: 5 (0x5)
Reserved: 0
Urgent_Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 0
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
No More Data (FIN): 0
Window Size: 32736 (0x7fe0)
Checksum: DA 01
Urgent Pointer: 0
 ***** Packet ID: 19 *****
ETHERNET=======
Destination Address: 0000a3-b0022a (TecElite-N.b0022a)
Source Address: 080020-0dddf9 (c3po)
Ethernet Type: 08-00 (IP)
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 40 (0x28)
Identification: 21585 (0x5451)
Reserved: 0
Don't Fragment (DF): Don't Fragment(1)
More Fragment (MF): Last Fragment(0)
                                                     Page 13
```

```
Fragment Offset: 0
Time to Live (TTL): 255 (Oxff)
Protocol: TCP(6)
Header Checksum: 51 3E
Source IP: 89.111.12.20 (c3po)
Destination IP: 192.190.175.254 (ftp)
Source Port: (32779)
Destination Port: TELNET(23)
Sequence Number: 4022713487 (0xefc5bc8f)
Acknowledgement Number: 3652221322 (Oxd9b0798a)
Data Offset: 5 (0x5)
Reserved: 0
urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 0
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
No More Data (FIN): 0
Window Size: 8760 (0x2238)
Checksum: 37 A9
Urgent Pointer: 0
***** Packet ID: 20 *****
ETHERNET======
Destination Address: aa0004-000104 (DEC.000104)
Source Address: 0000e8-061f15 (smtplink)
Ethernet Type: 08-00 (IP)
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 44 (0x2c)
Identification: 3736 (0xe98)
Reserved: 0
Don't Fragment (DF): May Fragment(0)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 64 (0x40)
Protocol: TCP(6)
Header Checksum: 9B OC
Source IP: 89.7.7.100 (smtplink)
Destination IP: 192.190.175.254 (ftp)
Source Port: (11348)
Destination Port: SMTP(25)
Sequence Number: 104679649 (0x63d48e1)
Acknowledgement Number: 1 (0x1)
Data Offset: 6 (0x6)
Reserved: 0
 Urgent Field (URG): 0
Acknowledgement field (ACK): 0
 Push Function (PSH): 0
 Reset Connection (RST): 0
 Synchronize Sequence (SYN): 1
No More Data (FIN): 0
Window Size: 2048 (0x800)
Checksum: 47 OE
```

Urgent Pointer: 0

```
***** Packet ID: 21 *****
 ETHERNET==========
Destination Address: 0000e8-061f15 (smtplink)
Source Address: 0000a3-b0022a (TecElite-N.b0022a) Ethernet Type: 08-00 (IP)
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 44 (0x2c)
Identification: 37475 (0x9263)
Reserved: 0
Don't Fragment (DF): May Fragment(0)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 62 (0x3e)
Protocol: TCP(6)
Header Checksum: 19 41
Source IP: 192.190.175.254 (ftp)
Destination IP: 89.7.7.100 (smtplink)
Source Port: SMTP(25)
Destination Port: (11348)
Sequence Number: 3878102034 (0xe7272412)
Acknowledgement Number: 104679650 (0x63d48e2)
Data Offset: 6 (0x6)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 0
Reset Connection (RST): 0
Synchronize Sequence (SYN): 1
No More Data (FIN): 0
Window Size: 32736 (0x7fe0)
Checksum: C3 E3
Urgent Pointer: 0
***** Packet ID: 22 ****
ETHERNET============
Destination Address: aa0004-000104 (DEC.000104)
Source Address: 0000e8-061f15 (smtplink)
Ethernet Type: 08-00 (IP)
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 40 (0x28)
Identification: 3737 (Oxe99)
Reserved: 0
Don't Fragment (DF): May Fragment(0)
More Fragment (MF): Last Fragment(0)
```

```
packets.txt
```

```
Fragment Offset: 0
Time to Live (TTL): 64 (0x40)
Protocol: TCP(6)
Header Checksum: 9B OF
Source IP: 89.7.7.100 (smtplink)
Destination IP: 192.190.175.254 (ftp)
Source Port: (11348)
Destination Port: SMTP(25)
Sequence Number: 104679650 (0x63d48e2)
Acknowledgement Number: 3878102035 (0xe7272413)
Data Offset: 5 (0x5)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 0
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
No More Data (FIN): 0
Window Size: 2048 (0x800)
Checksum: 4F E5
Urgent Pointer: 0
***** Packet ID: 23 *****
ETHERNET======
Destination Address: 0000e8-061f15 (smtplink)
Source Address: 0000a3-b0022a (TecElite-N.b0022a)
Ethernet Type: 08-00 (IP)
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 44 (022c)
Identification: 37476 (0x9264)
Reserved: 0
Don't Fragment (DF): May Fragment(0)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 62 (0x3e) Protocol: TCP(6)
Header Checksum: 19 40
Source IP: 192.190.175.254 (ftp)
Destination IP: 89.7.7.100 (smtplink)
Source Port: (12998)
Destination Port: (113)
Sequence Number: 2356842160 (0x8c7a8eb0)
Acknowledgement Number: 0
Data Offset: 6 (0x6)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 0
Push Function (PSH): 0
Reset Connection (RST): 0
Synchronize Sequence (SYN): 1
No More Data (FIN): 0
Window Size: 512 (0x200)
Checksum: 76 9C
```

Urgent Pointer: 0

```
***** Packet ID: 24 ****
Destination Address: aa0004-000104 (DEC.000104)
Source Address: 0000e8-061f15 (smtplink)
Ethernet Type: 08-00 (IP)
IP=======
 Version: 4
Header Length: 5 (0x5)
Type of Service: 00
 TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 40 (0x28)
Identification: 3738 (Oxe9a)
Reserved: 0
Don't Fragment (DF): May Fragment(0)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 64 (0x40)
Protocol: TCP(6)
Header Checksum: 9B OE
Source IP: 89.7.7.100 (smtplink)
Destination IP: 192.190.175.254 (ftp)
Source Port: (113)
Destination Port: (12998)
Sequence Number: 0
Acknowledgement Number: 2356842161 (0x8c7a8eb1)
Data Offset: 5 (0x5)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 1
Reset Connection (RST):
Synchronize Sequence (SYN): 0
No More Data (FIN): 0
Window Size: Ò
Checksum: 90 3D
Urgent Pointer: 0
**** Packet ID: 25 ****
Destination Address: 0000e8-061f15 (smtplink)
Source Address: 0000a3-b0022a (TecElite-N.b0022a)
Ethernet Type: 08-00 (IP)
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(Ó)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 125 (0x7d)
Identification: 37477 (0x9265)
Reserved: 0
Don't Fragment (DF): Don't Fragment(1)
More Fragment (MF): Last Fragment(0)
                                              Page 17
```

```
Fragment Offset: 0
Time to Live (TTL): 62 (0x3e)
Protocol: TCP(6)
Header Checksum: D8 ED
Source IP: 192.190.175.254 (ftp)
Destination IP: 89.7.7.100 (smtplink)
Source Port: SMTP(25)
Destination Port: (11348)
Sequence Number: 3878102035 (0xe7272413)
Acknowledgement Number: 104679650 (0x63d48e2)
Data Offset: 5 (0x5)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 1
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
No More Data (FIN): 0
Window Size: 32736 (0x7fe0)
Checksum: FC 9F
Urgent Pointer: 0
Data:
0000 -- 32 32 30 20 6E 61 74 61 64 6D
0010 -- 2E 74 65 63 65 6C 69 74 65 2E
                                                           220 natadm
                                                            .tecelite.
0020 -- 63 6F 6D 20 45 53 4D 54 50 20
                                                            COM ESMTP
0030 -- 53 65 6E 64 6D 61 69 6C 20 38
                                                            Sendmail 8
0040 -- 2E 38 2E 37 2F 38 2E 38 2E 37

0050 -- 3B 20 54 68 75 2C 20 31 30 20

0060 -- 53 65 70 20 31 39 39 38 20 31

0070 -- 37 3A 32 38 3A 31 30 20 2D 30

0080 -- 37 30 30 0D 0A 700..
                                                            .8.7/8.8.7
                                                            ; Thu, 10
Sep 1998 1
                                                            7:28:10 -0
***** Packet ID: 26 *****
ETHERNET==============
Destination Address: aa0004-000104 (DEC.000104)
Source Address: 0000e8-061f15 (smtplink)
Ethernet Type: 08-00 (IP)
IP============
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 68 (0x44)
Identification: 3739 (0xe9b)
Reserved: 0
Don't Fragment (DF): May Fragment(0)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 64 (0x40) Protocol: TCP(6)
Header Checksum: 9A F1
Source IP: 89.7.7.100 (smtplink)
Destination IP: 192.190.175.254 (ftp)
 TCP======
Source Port: (11348)
Destination Port: SMTP(25)
Sequence Number: 104679650 (0x63d48e2)
                                                           Page 18
```

```
packets.txt
Acknowledgement Number: 3878102120 (0xe7272468)
Data Offset: 5 (0x5)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 1
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
No More Data (FIN): 0
Window Size: 1963 (0x7ab)
Checksum: 84 C7
Urgent Pointer: 0
DATA========
Data:
0000 -- 48 45 4C 4F 20 73 6D 74 70 6C HELO smtp1
0010 -- 69 6E 6B 2E 74 65 63 65 6C 69 ink.teceli
0020 -- 74 65 2E 63 6F 6D 0D 0A te.com..
***** Packet ID: 27 ****
Destination Address: 0000e8-061f15 (smtplink)
Source Address: 0000a3-b0022a (TecElite-N.b0022a)
Ethernet Type: 08-00 (IP)
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 114 (0x72)
Identification: 37478 (0x9266)
Reserved: 0
Don't Fragment (DF): Don't Fragment(1)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 62 (0x3e)
Protocol: TCP(6)
Header Checksum: D8 F7
Source IP: 192.190.175.254 (ftp)
Destination IP: 89.7.7.100 (smtplink)
TCP=========
Source Port: SMTP(25)
Destination Port: (11348)
Sequence Number: 3878102120 (0xe7272468)
Acknowledgement Number: 104679678 (0x63d48fe)
Data Offset: 5 (0x5)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 1
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
No More Data (FIN): 0
Window Size: 32736 (0x7fe0)
Checksum: EA FB
Urgent Pointer: 0
DATA======
Data:
0000 -- 32 35 30 20 6E 61 74 61 64 6D 250 natadm
0010 -- 2E 74 65 63 65 6C 69 74 65 2E .tecelite.
                                                  Page 19
```

```
packets.txt

0020 -- 63 6F 6D 20 48 65 6C 6C 6F 20 com Hell

0030 -- 73 6D 74 70 6C 69 6E 6B 20 5B smtplink

0040 -- 38 39 2E 37 2F 37 2F 31 30 58 smtplink
                                                       com Hello
                                                       smtplink [
0040 -- 38 39 2E 37 2E 37 2E 31 30 30 0050 -- 5D 2C 20 70 6C 65 61 73 65 64 0060 -- 20 74 6F 20 6D 65 65 74 20 79
                                                       89.7.7.100
                                                      ], pleased
                                                        to meet y
0070 -- 6F 75 0D 0A
***** Packet ID: 28 *****
Destination Address: aa0004-000104 (DEC.000104)
Source Address: 0000e8-061f15 (smtplink)
Ethernet Type: 08-00 (IP)
IP=========
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 88 (0x58)
Identification: 3740 (0xe9c)
Reserved: 0
Don't Fragment (DF): May Fragment(0)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 64 (0x40) Protocol: TCP(6)
Header Checksum: 9A DC
Source IP: 89.7.7.100 (smtplink)
Destination IP: 192.190.175.254 (ftp)
Source Port: (11348)
Destination Port: SMTP(25)
Sequence Number: 104679678 (0x63d48fe)
Acknowledgement Number: 3878102194 (0xe72724b2)
Data Offset: 5 (0x5)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 1
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
No More Data (FIN): 0
Window Size: 1889 (0x761)
Checksum: 6B B6
Urgent Pointer: 0
DATA========
Data:
0000 -- 4D 41 49 4C 20 46 52 4F 4D 3A MAIL FROM:

0010 -- 3C 44 6F 75 67 20 46 65 6C 64 <Doug Feld

0020 -- 65 72 20 3C 64 66 65 6C 64 65 er <dfelde

0030 -- 72 40 74 65 63 65 6C 69 74 65 r@tecelite
0040 -- 2E 63 6F 6D 3E 3E 0D 0A
                                                 .com>>..
***** Packet ID: 29 *****
FTHERNET======
Destination Address: 0000e8-061f15 (smtplink)
Source Address: 0000a3-b0022a (TecElite-N.b0022a)
Ethernet Type: 08-00 (IP)
```

```
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 40 (0x28)
Identification: 37481 (0x9269)
Reserved: 0
Don't Fragment (DF): Don't Fragment(1)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 62 (0x3e)
Protocol: TCP(6)
Header Checksum: D9 3E
Source IP: 192.190.175.254 (ftp)
Destination IP: 89.7.7.100 (smtplink)
Source Port: SMTP(25)
Destination Port: (11348)
Sequence Number: 3878102194 (0xe72724b2)
Acknowledgement Number: 104679726 (0x63d492e)
Data Offset: 5 (0x5)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 0
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
No More Data (FIN): 0
Window Size: 32736 (0x7fe0)
Checksum: D7 19
Urgent Pointer: 0
***** Packet ID: 30 *****
Destination Address: 0000e8-061f15 (smtplink)
Source Address: 0000a3-b0022a (TecElite-N.b0022a)
Ethernet Type: 08-00 (IP)
IP=======
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 95 (0x5f)
Identification: 37482 (0x926a)
Reserved: 0
Don't Fragment (DF): Don't Fragment(1)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 62 (0x3e)
Protocol: TCP(6)
Header Checksum: D9 06
Source IP: 192.190.175.254 (ftp)
Destination IP: 89.7.7.100 (smtplink)
TCP=========
Source Port: SMTP(25)
Destination Port: (11348)
```

```
packets.txt
Sequence Number: 3878102194 (0xe72724b2)
Acknowledgement Number: 104679726 (0x63d492e)
Data Offset: 5 (0x5)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 1
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
No More Data (FIN): 0
Window Size: 32736 (0x7fe0)
Checksum: DB OA
Urgent Pointer: 0
DATA==
Data:
0000 -- 32 35 30 20 3C 44 6F 75 67 20
                                                  250 <Doug
0010 -- 46 65 6C 64 65 72 20 3C 64 66
                                                  Felder <df
0020 -- 65 6C 64 65 72 40 74 65 63 65

0030 -- 6C 69 74 65 2E 63 6F 6D 3E 3E

0040 -- 2E 2E 2E 20 53 65 6E 64 65 72

0050 -- 20 6F 6B 0D 0A ok..
                                                  elder@tece
                                                  lite.com>>
                                                  ... Sender
***** Packet ID: 31 *****
Destination Address: aa0004-000104 (DEC.000104)
Source Address: 0000e8-061f15 (smtplink)
Ethernet Type: 08-00 (IP)
IP======
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(O)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 70 (0x46)
Identification: 3741 (0xe9d)
Reserved: 0
Don't Fragment (DF): May Fragment(0)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 64 (0x40)
Protocol: TCP(6)
Header Checksum: 9A ED
Source IP: 89.7.7.100 (smtplink)
Destination IP: 192.190.175.254 (ftp)
TCP=========
Source Port: (11348)
Destination Port: SMTP(25)
Sequence Number: 104679726 (0x63d492e)
Acknowledgement Number: 3878102249 (0xe72724e9)
Data Offset: 5 (0x5)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 1
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
No More Data (FIN): 0
Window Size: 1834 (0x72a)
Checksum: 43 E8
Urgent Pointer: 0
```

```
packets.txt
DATA=============
Data:
0000 -- 52 43 50 54 20 54 4F 3A 3C 6B
0010 -- 61 68 6D 69 6E 2E 74 65 68 40
0020 -- 61 6D 64 2E 63 6F 6D 3E 0D 0A
                                                     RCPT TO:<k
                                                     ahmin.teh@
***** Packet ID: 32 *****
Destination Address: 0000e8-061f15 (smtplink)
Source Address: 0000a3-b0022a (TecElite-N.b0022a)
Ethernet Type: 08-00 (IP)
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 40 (0x28)
Identification: 37485 (0x926d)
Reserved: 0
Don't Fragment (DF): Don't Fragment(1)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 62 (0x3e)
Protocol: TCP(6)
Header Checksum: D9 3A
Source IP: 192.190.175.254 (ftp)
Destination IP: 89.7.7.100 (smtplink)
TCP========
Source Port: SMTP(25)
Destination Port: (11348)
Sequence Number: 3878102249 (0xe72724e9)
```

Acknowledgement Number: 104679756 (0x63d494c) Data Offset: 5 (0x5) Reserved: 0 Urgent Field (URG): 0 Acknowledgement field (ACK): 1 Push Function (PSH): 0 Reset Connection (RST): 0 Synchronize Sequence (SYN): 0 No More Data (FIN): 0 Window Size: 32736 (0x7fe0) Checksum: D6 C4

\*\*\*\*\* Packet ID: 33 \*\*\*\*\*

Urgent Pointer: 0

ETHERNET====== Destination Address: 0000e8-061f15 (smtplink) Source Address: 0000a3-b0022a (TecElite-N.b0022a) Ethernet Type: 08-00 (IP) Version: 4 Header Length: 5 (0x5) Type of Service: 00 TOS Precedence: Routine(0) TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 82 (0x52)

```
packets.txt
Identification: 37493 (0x9275)
Reserved: 0
Don't Fragment (DF): Don't Fragment(1)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 62 (0x3e)
Protocol: TCP(6)
Header Checksum: D9 08
Source IP: 192.190.175.254 (ftp)
Destination IP: 89.7.7.100 (smtplink)
TCP==========
Source Port: SMTP(25)
Destination Port: (11348)
Sequence Number: 3878102249 (0xe72724e9)
Acknowledgement Number: 104679756 (0x63d494c)
Data Offset: 5 (0x5)
Reserved: 0
urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 1
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
No More Data (FIN): 0
Window Size: 32736 (0x7fe0)
Checksum: AF 57
Urgent Pointer: 0
DATA=======
Data:
0000 -- 32 35 30 20 3C 6B 61 68 6D 69 250 <kahmi
0010 -- 6E 2E 74 65 68 40 61 6D 64 2E n.teh@amd.
0020 -- 63 6F 6D 3E 2E 2E 2E 20 52 65 com>... Re
0030 -- 63 69 70 69 65 6E 74 20 6F 6B cipient ok
0040 -- OD OA
***** Packet ID: 34 *****
ETHERNET=========
Destination Address: aa0004-000104 (DEC.000104)
Source Address: 0000e8-061f15 (smtplink)
Ethernet Type: 08-00 (IP)
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 47 (0x2f)
Identification: 3742 (Oxe9e)
Reserved: 0
Don't Fragment (DF): May Fragment(0)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 64 (0x40)
Protocol: TCP(6)
Header Checksum: 9B 03
Source IP: 89.7.7.100 (smtplink)
Destination IP: 192.190.175.254 (ftp)
TCP=========
Source Port: (11348)
Destination Port: SMTP(25)
Sequence Number: 104679756 (0x63d494c)
```

```
packets.txt
Acknowledgement Number: 3878102291 (Oxe7272513)
Data Offset: 5 (0x5)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 1
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
No More Data (FIN): 0
Window Size: 1792 (0x700)
Checksum: 8C DC
Urgent Pointer: 0
DATA========
Data: 44 41 54 41 20 0D 0A
                                 DATA ..
**** Packet ID: 35 ****
ETHERNET=========
Destination Address: 0000e8-061f15 (smtplink)
Source Address: 0000a3-b0022a (TecElite-N.b0022a)
Ethernet Type: 08-00 (IP)
Version: 4
Header Length: 5 (0x5)
Type of Service: 00
TOS Precedence: Routine(0)
TOS Delay: Normal Delay(0)
TOS Throughput: Normal Throughput(0)
TOS Reliability: Normal Reliability(0)
Total Length: 90 (0x5a)
Identification: 37494 (0x9276)
Reserved: 0
Don't Fragment (DF): Don't Fragment(1)
More Fragment (MF): Last Fragment(0)
Fragment Offset: 0
Time to Live (TTL): 62 (0x3e)
Protocol: TCP(6)
Header Checksum: D8 FF
Source IP: 192.190.175.254 (ftp)
Destination IP: 89.7.7.100 (smtplink)
TCP==========
Source Port: SMTP(25)
Destination Port: (11348)
Sequence Number: 3878102291 (0xe7272513)
Acknowledgement Number: 104679763 (0x63d4953)
Data Offset: 5 (0x5)
Reserved: 0
Urgent Field (URG): 0
Acknowledgement field (ACK): 1
Push Function (PSH): 1
Reset Connection (RST): 0
Synchronize Sequence (SYN): 0
```

• Exhibit B5: The contents of files mfaptpkt.txt and mfaptpkt2.txt that are files that contain the elements that were extracted by the parsing/extracting of

```
mfaptpkt.txt
 08
     00 20 13 10 D2 00 A0 24 75 C7 78 08 00 45 00
 00
     30 BO
              6C 40 00 80 06 94 14 59 06 06 03 59 07
 FE 36 09 53 00 6E 1A 5D 8A 6E 50 DA 49 60 50 18
1D 4B BF 97 00 00 52 45 54 52 20 32 0D 0A FD 6E
 9D F5
 48
     AO 24 75 C7 78 08 00 20 13 10 D2 08 00 45 00 39 16 03 00 00 3C 06 B2 75 59 07 FE 36 59 06 03 00 6E 09 53 50 DA 49 60 1A 5D 8A 76 50 18
         5D 6C 00 00 2B 4F 4B 20 31
 10 00
                                                     33 35 31 20
 63 74 65 74 73 OD OA CA EO 6A B1
                                                *_ *_ *_ *_ *_ *_ *_ *_ *_ *
 40
08 00 20 13 10 D2 00 A0 24 75
00 28 B1 6C 40 00 80 06 93 1C
FE 36 09 53 00 6E 1A 5D 8A 76
                                               C7 78 08 00 45 00
59 06 06 03 59 07
50 DA 49 71 50 10
 02 03 21 C2
 460
 00 A0 24 75 C7 78 08 00 20 13 10 D2 08 00 45 00
     5C
03
                        00 3C 06 AD
53 50 DA 49
00 52 65 74
6D 65 74 7A
          16
              05 00 00
                                           50
                                               59
                                                    07
                                                         FE
                                                              36
              6E
11
                                               1A
72
65
                   09
                                           71
                                                     5D
                                                         8A
                                                                  50
                                                              76
                                           75
67
 10
          53
                   00
                                                    6E
                                                         2D
                                                              50 61
         20
 68
     3A
              3C
                   6A
                                                              74
                                                    72
 65
69
              74
     6C 69
                   65
                        2E
                            63 6F
                                      6D
                                           3E
                                               OD OA
                                                         52
                        20 66 72
     76
         65 64
                   3A
                                      6F
                                           6D
                                               20
                                                    6E
                                                         61
                                                              74
                                                                  61
 6D 2E
79 20
                   63
70
20
                                          65
                                           65 2E
65 63
         74
              65
                        65 6C 69
                                      74
                                                    63
                                                         6F
                                                              6D
                                                                  20
                                                                       62
              75
                        65 72 2E
                                      74
         73
                                                    65
                                                         6C
                                                              69 74
                                                                       65
                                 2E
20
30
37
 2E
     63
         6F 6D
                            34
                                      31
                        28
                                               53
                                           2F
                                                    4D
                                                         49
                                                             2D 34
                                                                       2E
31 29
20 54
31 37
63 65
              0A
75
33
76
                                      41
20
20
                                                    38
70
          0D
                   09
                        69
                            64
                                           41 32
                                                         34
                                                                  38
                                                             30
                                                                       3B
                                          53
50
72
65
                   2C
37
65
                        20
3A
                            31
33
          68
                                               65
                                                         20
                                                              39
                                                                  38
                                                                       20
          3A
                                               44
                                                    54
                                                         OD
                                                             0A
                                                                  52
                                                                       65
          69
                            3A 20
                                      66
                        64
                                                6F
                                                                  6D
2E
                                                              73
                                                    6D
70 6C 69 6E 6B
6F 6D 20 28 73
2E 37 2E 37 2E
6E 61 74 61 64
                            74 65
74 70
30 30
2E 74
                                      63
6C
5D
                                               6C
                   6B 2E
                                                    69
                                                         74
                                                              65
                                                                       63
                       6D
31
                                          69
29
                                               6E
                                                    6B
                                                         20
                                                                  38
                                                                       39
                                                              5B
       37

74 61

5 6D 20 2

77 69 7

31 3

20
                                                             62
74
                                               OD OA
                                                                      20
                                                         09
                                                                  79
                                          63
37
54
0A
                                      65
                                                         69
                                                                  65 ZE
2E 37
                        6D
                                               65
                                                    6C
                                 38
53
3B
     6F
20
                   28
74
32
65
                            2E
20
 63
                        38
                                      2E
                                               2F
                                                    38
                                                         2E
                                                             38
                       38 2E 38
68 20 53
34 35 3B
70 20 31
20 30 37
20 66 72
20 73 6D
74 65 2E
35 34 37
53 64 54
              69
37
53
                                               50
09
                                                    20
54
20
                                                             64
75
37
                                                                  20
2C
3A
                                      4D
                                                         69
                                                                       52
    41 31 37
30 20 53
3A 30 34
76 65 64
 41
                                                         68
31
                                      0D
                                                                       20
 31
                                      39
                                           39
                                               38
                   20
3A
                                                             65
3A
 39
                                      30
                                           30
                                               0D
                                                    0A
                                                         52
                                                                  63
                                                                       65
 69
                                          6D 20
70 6C
                                                         63
                                      6F
                                                    63
                                                                  4D
                                                                       61
                   79
69
69
     6C
         20
              62
                                     74
                                               6C 69
                                                                  2E 74
69 64
69 6C
65 63
20 41
2C 20
37 3A
54 68
37 3A
6D 3A
3C 65
77 61
                                                         6E
                                                             6B
              6C
39
30
         65
41
                                      63
                                           6F
                                               6D 0D
                                                         OA
                                                             09
                                                        20
31
74
                                                             54
37
65
                                      34
20
                                          38
39
                                                    39
20
                   30
                                               32
                                                                  68 75
                  20
20
20
3A
          31
                                               38
                                                                  3A 34
                       50
31
30
         30
              39
                            44 54
                                     0D
                                           0A
                                               44
                                                    61
                                                                      20
31
                                                                  3A
                            30 20
39 20
6E 20
                                     53
50
         75
              2C
37
                                                         39
                                               70
                                                    20
                                                             38
                                                                  20
                                          65
                                                                  72
72
         34
                                           44
                                               54 OD OA
                                                             46
                                                                      6F
                                     4D
72
                       68
                                                        67
63
6F
         20
              4A
                  6F
                                          65
                                               74
                                                    7A
                                                             65
                                                                      20
              65
                                           40
                                                             65
64
         6D
                   74
                            67 65
                                               74
                                                                  6C 69
69 6E
                        7A
                                                    65
         2E
20
                   6F
              63
                        6D
                            3E OD OA
                                          45
78
                                               6E
                                                    63
              33
65
                   32
2D
                        34
                            20 54
                                     65
                                               74
                                                    OD
                                                         0A
                                                             4D
                                                                  65
                                                                      73
    61
30
73
65
76
20
65
                       49
                                     20
30
                                          3C
35
                                               39
34
                                 3A
                            64
                                                    38
                                                         30
39
40
                                                    37
65
         35
              34
                                 39
                                                         34
                   2E
                        41
                            41
                       6C
6D
                                          2E
54
         6D
                   70
              74
                            69
                                 6E
                                     6B
                                               74
                                                         63
                                                                  6C
              63
         2E
79
61
                            3E
                                 0D
                                               6F
                                                    3A
                   6F
                                      0A
                                                         20
                                                             62
                                                                      65
                                               74
74
              40
                   74
                        65
                                          69
                            63
                                 65
                                      6C
                                                    65
                                                             63
                                                        2E
              63
                   68
                        61
                            64 64
2C 20
                                      61
                                          40
                                                   65
65
                                                         63
                                                             65
                                                                  6C
              63
                   6F
                                               76
                       6D
                                     64
                                          61
                                                             40
                                                                  74
                                                                       65
                                                            Page 1
```

• Exhibit B6: The contents of files mfaptkey.txt and mfaptkey2.txt that are files that contain the keys that were generated from the extracted data (Exhibit B4) and used for looking up the flow-entry database per element (c) of method claims 11 and 54, which are operations carried out by the lookup engine of element (e) of claim 29.

• Exhibit B7: The contents of file MFATEST.TXT that includes the decoded packets that were generated by operation of the method that includes the elements of each of method claims 11 and 54, by an apparatus that includes the elements of claim 29.

HP ProbeView/SNMP File Contains 148 Packets

1 TO: 0800201310D2 FROM: 00A02475C778

22:53:50<0.000>

Pkt: 1, Len: 66/66

Ethernet: (00a02475c778 -> Sun 1310d2) type: IP(0x800)
Internet: 89.6.6.3 -> 89.7.254.54 hl: 5 ver: 4
tos: 0 len: 48 id: 0xb06c fragoff: 0 flags: 0x2 ttl: 128

prot: TCP(6) xsum: 0x9414

TCP: 2387 -> POP-3(110) seq: 1a5d8a6e ack: 50da4960 win: 7499 hl: 5 xsum: 0xbf97 urg: 0

flags: <ACK><PUSH>

data (8/8):

\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*

2 TO: 00A02475C778 FROM: 0800201310D2 22:53:50<0.002>

Pkt: 2, Len: 75/75

Ethernet: ( Sun 1310d2 -> 00a02475c778) type: IP(0x800)
Internet: 89.7.254.54 -> 89.6.6.3 hl: 5 ver: 4
tos: 0 len: 57 id: 0x1603 fragoff: 0 flags: 00 ttl: 60

prot: TCP(6) xsum: 0xb275

TCP: POP-3(110) -> 2387 seq: 50da4960 ack: 1a5d8a76 win: 4096 hl: 5 xsum: 0x5d6c urg: 0

flags: <ACK><PUSH>

data (17/17):

3 TO: 0800201310D2 FROM: 00A02475C778 2:53:51<0.185>

Pkt: 3, Len: 64/64

Ethernet: (00a02475c778 -> Sun 1310d2) type: IP(0x800)
Internet: 89.6.6.3 -> 89.7.254.54 hl: 5 ver: 4
tos: 0 len: 40 id: 0xb16c fragoff: 0 flags: 0x2 ttl: 128

prot: TCP(6) xsum: 0x931c

TCP: 2387 -> POP-3(110) seq: 1a5d8a76
ack: 50da4971 win: 7482 hl: 5 xsum: 0x9373 urg: 0

flags: <ACK>

\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*

4 TO: 00A02475C778 FROM: 0800201310D2 22:53:51<0.002>

Pkt: 4, Len: 1120/1390

Ethernet: ( Sun 1310d2 -> 00a02475c778) type: IP(0x800)
Internet: 89.7.254.54 -> 89.6.6.3 hl: 5 ver: 4
tos: 0 len: 1372 id: 0x1605 fragoff: 0 flags: 00 ttl: 60

prot: TCP(6) xsum: 0xad50

TCP: POP-3(110) -> 2387 seq: 50da4971

ack: 1a5d8a76 win: 4096 hl: 5 xsum: 0x5311 urg: 0

flags: <ACK><PUSH>

5 TO: 0800201310D2 FROM: 00A02475C778 22:53:51<0.198>

Pkt: 5, Len: 64/64

Ethernet: (00a02475c778 -> Sun 1310d2) type: IP(0x800)
Internet: 89.6.6.3 -> 89.7.254.54 hl: 5 ver: 4
tos: 0 len: 40 id: 0xb26c fragoff: 0 flags: 0x2 ttl: 128

prot: TCP(6) xsum: 0x921c

TCP: 2387 -> POP-3(110) seq: 1a5d8a76 ack: 50da4ea5 win: 8760 hl: 5 xsum: 0x8941 urg: 0 flags: <ACK>

\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*

6 TO: 0800201310D2 FROM: 00A02475C778 2:53:53<2.556>

Pkt: 6, Len: 66/66

Ethernet: (00a02475c778 -> Sun 1310d2) type: IP(0x800)
Internet: 89.6.6.3 -> 89.7.254.54 hl: 5 ver: 4
tos: 0 len: 48 id: 0xb36c fragoff: 0 flags: 0x2 ttl: 128

prot: TCP(6) xsum: 0x9114

TCP: 2387 -> POP-3(110) seq: 1a5d8a76 ack: 50da4ea5 win: 8760 hl: 5 xsum: 0xcb6a urg: 0

flags: <ACK><PUSH>

data (8/8):

7 TO: 00A02475C778 FROM: 0800201310D2

2:53:53<0.001>

Pkt: 7, Len: 91/91

Ethernet: ( Sun 1310d2 -> 00a02475c778) type: IP(0x800)
Internet: 89.7.254.54 -> 89.6.6.3 hl: 5 ver: 4
tos: 0 len: 73 id: 0x1609 fragoff: 0 flags: 00 ttl: 60

prot: TCP(6) xsum: 0xb25f

TCP: POP-3(110) -> 2387 seq: 50da4ea5 ack: 1a5d8a7e win: 4096 hl: 5 xsum: 0x3f4c urg: 0 flags: <ACK><PUSH>

data (33/33):

\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*

8 TO: 0800201310D2 FROM: 00A02475C778 22:53:53<0.002>

Pkt: 8, Len: 64/64

Ethernet: (00a02475c778 -> Sun 1310d2) type: IP(0x800)
Internet: 89.6.6.3 -> 89.7.254.54 hl: 5 ver: 4
tos: 0 len: 46 id: 0xb46c fragoff: 0 flags: 0x2 ttl: 128

prot: TCP(6) xsum: 0x9016

TCP: 2387 -> POP-3(110) seq: 1a5d8a7e ack: 50da4ec6 win: 8727 hl: 5 xsum: 0xe177 urg: 0

flags: <ACK><PUSH>
data (6/6):

9 TO: 00A02475C778 FROM: 0800201310D2 22:53:53<0.029>

Pkt: 9, Len: 96/96

Ethernet: (Sun 1310d2 -> 00a02475c778) type: IP(0x800)
Internet: 89.7.254.54 -> 89.6.6.3 hl: 5 ver: 4
tos: 0 len: 78 id: 0x160a fragoff: 0 flags: 00 ttl: 60

prot: TCP(6) xsum: 0xb259

TCP: POP-3(110) -> 2387 seq: 50da4ec6
ack: 1a5d8a84 win: 4096 hl: 5 xsum: 0xa04c urg: 0

flags: <ACK><PUSH>

data (38/38):

10 TO: 00A02475C778 FROM: 0800201310D2

22:53:53<0.003>

Pkt: 10, Len: 64/64

Ethernet: (Sun 1310d2 -> 00a02475c778) type: IP(0x800)
Internet: 89.7.254.54 -> 89.6.6.3 hl: 5 ver: 4
tos: 0 len: 40 id: 0x160b fragoff: 0 flags: 00 ttl: 60

prot: TCP(6) xsum: 0xb27e

TCP: POP-3(110) -> 2387 seq: 50da4eec ack: 1a5d8a84 win: 4096 hl: 5 xsum: 0x9b23 urg: 0

flags: <ACK><FIN>

11 TO: 0800201310D2 FROM: 00A02475C778

22:53:53<0.000>

Pkt: 11, Len: 64/64

Ethernet: (00a02475c778 -> Sun 1310d2) type: IP(0x800)
Internet: 89.6.6.3 -> 89.7.254.54 hl: 5 ver: 4
tos: 0 len: 40 id: 0xb56c fragoff: 0 flags: 0x2 ttl: 128

prot: TCP(6) xsum: 0x8f1c

TCP: 2387 -> POP-3(110) seq: 1a5d8a84 ack: 50da4eed win: 8689 hl: 5 xsum: 0x8932 urg: 0 flags: <ACK>

\*=\*=\*=\*=\*=\*=\*=\*=\*=\*=\*=\*=\*=\*=\*=\*=\*=\*=\*=

12 TO: 0800201310D2 FROM: 00A02475C778

:53:53<0.031>

Pkt: 12, Len: 64/64

Ethernet: (00a02475c778 -> Sun 1310d2) type: IP(0x800)
Internet: 89.6.6.3 -> 89.7.254.54 hl: 5 ver: 4

tos: 0 len: 40 id: 0xb66c fragoff: 0 flags: 0x2 ttl: 128

prot: TCP(6) xsum: 0x8e1c

TCP: 2387 -> POP-3(110) seq: 1a5d8a84

ack: 50da4eed win: 8689 hl: 5 xsum: 0x8931 urg: 0 flags: <ACK><FIN>

\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*

TO: 00A02475C778
FROM: 0800201310D2

22:53:53<0.001>

Pkt: 13, Len: 64/64

Ethernet: ( Sun 1310d2 -> 00a02475c778) type: IP(0x800)
Internet: 89.7.254.54 -> 89.6.6.3 hl: 5 ver: 4
tos: 0 len: 40 id: 0x160c fragoff: 0 flags: 00 ttl: 60

prot: TCP(6) xsum: 0xb27d

rcp: POP-3(110) -> 2387 seq: 50da4eed ack: 1a5d8a85 win: 4096 hl: 5 xsum: 0x9b22 urg: 0

flags: <ACK>

\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*

14 TO: 006008C0D710 FROM: 00A076A010F2

22:53:58<4.755>

Pkt: 14, Len: 64/64

Ethernet: (00a076a010f2 -> 006008c0d710) type: IP(0x800)
Internet: 89.89.24.6 -> 89.75.23.24 hl: 5 ver: 4
tos: 0 len: 44 id: 0x5ffe fragoff: 0 flags: 0x2 ttl: 128

prot: TCP(6) xsum: 0xb90b

TCP: 1460 -> netb-ses(139) seq: 01be3a7e
ack: --- win: 8192 h1: 6 xsum: 0x53e9 urg: 0

\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*

flags: <SYN> mss: 1460

15 TO: 00A076A010F2 FROM: 006008C0D710

22:53:58<0.001>

Pkt: 15, Len: 64/64

Ethernet: (006008c0d710 -> 00a076a010f2) type: IP(0x800)
Internet: 89.75.23.24 -> 89.89.24.6 hl: 5 ver: 4
tos: 0 len: 44 id: 0x497c fragoff: 0 flags: 0x2 ttl: 128


prot: TCP(6) xsum: 0xcf8d

TCP: netb-ses(139) -> 1460 seq: lecd513b ack: 01be3a7f win: 8760 hl: 6 xsum: 0xe197 urg: 0

\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*\_\*

flags: <ACK><SYN> mss: 1460

16 TO: 006008C0D710 FROM: 00A076A010F2



Pkt: 16, Len: 64/64

Ethernet: (00a076a010f2 -> 006008c0d710) type: IP(0x800)
Internet: 89.89.24.6 -> 89.75.23.24 hl: 5 ver: 4
tos: 0 len: 40 id: 0x60fe fragoff: 0 flags: 0x2 ttl: 128

prot: TCP(6) xsum: 0xb80f

• Exhibit B8: Protocol Definition Language (PDL) Reference Guide (the document MFS-PDL-Reference.pdf) that provides a reference to the protocol definition language used in cpl files.

# MeterFlow™ Traffic Classification System

# Protocol Definition Language (PDL) Reference Guide

Version A0.02



**DRAFT - 02** 



# **NOTICE**

This document contains confidential information proprietary to Technically Elite, Inc.

No part of its content may be used, copied, disclosed or conveyed to any party in any manner without prior written permission of Technically Elite, Inc.

#### Restricted Rights Legend

The programs and information contained herein are licensed only pursuant to a license agreement that contains use, reverse engineering, disclosure and other restrictions; accordingly, it is "Unpublished - all rights reserved under the applicable copyright laws."

Use, duplication or disclosure by the U.S. Government is subject to the restrictions set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Licensed Programs clause at DFARS 52.227-7013.

Copyright © by Technically Elite, Inc.

All Rights Reserved.

Printed in the United States of America.

#### Government Use

The Licensed Programs and their documentation were developed at private expense and no part of this is in the public domain.

The Licensed Programs are "Restricted Computer Software" as that term is defined in Clause 52.227-19 of the Federal Acquisition Regulations (FAR) and are "Commercial Computer Software" as that term is defined in Subpart 227.401 of the Department of Defense Federal Acquisition Regulation Supplement (DFARS).

- (i) If the licensed Programs are supplied to the Department of Defense (DoD), the Licensed Programs are classified as "Commercial computer Software" and the Government is acquiring only "restricted rights" in the Licensed Programs and their documentation as that term is defined in Clause 52.227-7013(c)(1) of the DFARS, and
- (ii) If the Licensed Programs are supplied to any unit or agency of the United States Government other than DoD, the Government's rights in the Licensed Programs and their documentation will be defined in Clause 52.227-19(c)(2) of the FAR.

All Technically Elite product names are trademarks or registered trademarks of Technically Elite, Inc. Other product names used in the manual are trademarks or registered trademarks of their respective holders.

Document revision A.02-004, format revision 1.00-000.

#### Technically Elite, Inc.

6330 San Ignacio Ave.

San Jose, CA 95119-1209, USA

Phone: +1.408.574.2300 Fax: +1.408.629.8300

E-mail: mworks@tecelite.com URL: http://www.tecelite.com

# **Contents**

1.	IN	TRODUCTION	5
1.1		SUMMARY	5
1.2		DOCUMENT CONVENTIONS	5
			_
2.	LA	ANGUAGE STRUCTURE	7
3.	PF	ROGRAM STRUCTURE	7
3.1		FIELD DEFINITIONS	7
3.	1.1	SYNTAX Type [ { Enums } ]	7
3.	1.2	DISPLAY-HINT "FormatString"	
<i>3</i> .	1.3	LENGTH "Expression"	
3.	1.4	FLAGS FieldFlags	
<i>3</i> .	1.5	ENCAP FieldName [ , FieldName2 ]	9
3.	1.6	LOOKUP LookupType [ Filename ]	9
3.	1.7	ENCODING EncodingType	9
<i>3</i> .	1.8	DEFAULT "value"	9
<i>3</i> .	1.9	DESCRIPTION "Description"	9
3.2		GROUP DEFINITIONS	10
3.	2.1	LENGTH "Expression"	10
<i>3</i> .	2.2	OPTIONAL "Condition"	10
3.	2.3	SUMMARIZE "Condition": "FormatString" [ "Condition": "FormatString"]	10
3.	2.4	DESCRIPTION "Description"	
3.	2.5	$::= \{ Name=FieldOrGroup [, Name=FieldOrGroup] \}$	11
3.3		PROTOCOL DEFINITIONS	12
3.	3.1	SUMMARIZE "Condition": "FormatString" [ "Condition": "FormatString" ]	12
<i>3</i> .	3.2	DESCRIPTION "Description"	12
<i>3</i> .	3.3	REFERENCE "Reference"	12
3.	3.4	$::= \{ Name=FieldOrGroup [, Name=FieldOrGroup] \}$	12
3.4		FLOW DEFINITIONS	13
3.	4.1	HEADER { Option [, Option] }	13
3.	4.2	DLC-LAYER { Option [, Option] }	13
3.	4.3	NET-LAYER { Option [, Option] }	13
3.	4.4	CONNECTION { Option [, Option] }	14
<i>3</i> .	4.5	PAYLOAD { Option [, Option] }	14
3.	.4.6	CHILDREN { Option [, Option] }	14
3.	.4.7		
3.	.4.8	,	
3.5		CONDITIONS	16
3.6		STATE DEFINITIONS	17

5.	SUPPL	EMENTAL PRODUCTS	27
4.4	HTT	P (with State)	24
4.3	TCP		22
4.2	IP V	ERSION 4	20
4.1	Етн	ERNET	19
4.		PLE PDL RULES	
3.6	5.11	CREATEREDIRECTEDFLOW, operand	18
3.6	5.10	EXTRACTPORT offset destination, operand	
3.6	5.9	EXTRACTIP offset destination, operand	
3.6	5.8	CONSTANT number offset range, operand	17
3.6	5.7	MATCH 'string' weight offset LF-offset range LF-range, operand	17
3.6	i.6	WAIT numPackets, operand1, operand2	17
3.6	5.5	CHILD protocol	
3.6	5.4	DEFAULT operand	17
3.6	5.3	NEXT state	17
3.6	i. 2	GOTO state	
3.6	5.1	CHECKCONNECT, operand	17

# 1. Introduction

The *MeterFlow* Protocol Definition Language (PDL) is a special purpose language used to describe network protocols and all the fields within the protocol headers.

Within this document, protocol descriptions (PDL files) are referred to as PDL or rules when there in no risk of confusion with other types of descriptions.

PDL uses both form and organization similar to the data structure definition part of the C programming language and the PERL scripting language. Since PDL was derived from a language used to decode network packet contact, the authors have mixed the language format with the requirements of packet decoding. This results in an expressive language that is very familiar and comfortable for describing packet content and the details required representing a flow.

# 1.1 Summary

MeterFlow PDL is a non-procedural Forth Generation language (4GL). This means is describes what needs to be done without describing how to do it. The details of how are hidden in the compiler and the Compiled Protocol Layout (CPL) optimization utility.

In addition, it is used to describe network flows by defining which fields are the address fields, which are the protocol type fields, etc.

Once a PDL file is written, it is compiled using the Netscope compiler (nsc), which produces the *MeterFlow* database (MeterFlow.db) and the Netscope database (Netscope.db). The MeterFlow database contains the flow definitions and the Netscope database contains the protocol header definitions.

These databases are used by programs like: **mfkeys**, which produces flow keys; **mfcpl**, which produces flow definitions in CPL format; **mfpkts** which produces sample packets of all known protocols; and **netscope**, which decodes Sniffer™ and tcpdump files.

Due to its size, electronic media copies of the documentation are not provided but can be made available if necessary.

#### 1.2 Document Conventions

The following conventions will be used throughout this document:

Small courier typeface indicates C code examples or function names. Functions are written with parentheses after them [function()], variables are written just as their names [variables], and structure names are written prefixed with "struct" [struct packet].

Italics indicate a filename (for instance, mworks/base/h/base.h). Filenames will usually be written relative to the root directory of the distribution.

Constants are expressed in decimal, unless written " $0 \times ...$ ", the C language notation for hexadecimal numbers.

# 2. Language Structure

**TBD** 

# 3. Program Structure

A MeterFlow PDL decodes and flow set is a non-empty sequence of statements.

There are four basic types of statements or definitions available in *MeterFlow PDL*:

```
FIELD,
GROUP,
PROTOCOL and
FLOW.
```

#### 3.1 FIELD Definitions

The FIELD definition is used to define a specific string of bits or bytes in the packet. The FIELD definition has the following format:

```
Name FIELD

SYNTAX Type [ { Enums } ]

DISPLAY-HINT "FormatString"

LENGTH "Expression"

FLAGS FieldFlags

ENCAP FieldName [ , FieldName2 ]

LOOKUP LookupType [ Filename ]

ENCODING EncodingType

DEFAULT "value"

DESCRIPTION "Description"
```

Where only the FIELD and SYNTAX lines are required. All the other lines are attribute lines, which define special characteristics about the FIELD. Attribute lines are optional and may appear in any order. Each of the attribute lines are described in detail below:

# 3.1.1 SYNTAX Type [{ Enums }]

This attribute defines the type and, if the type is an INT, BYTESTRING, BITSTRING, or SNMPSEQUENCE type, the enumerated values for the FIELD. The currently defined types are:

INT(numBits)	Integer that is numBits bits long.
UNSIGNED INT(numBits)	Unsigned integer that is <i>numBits</i> bits long.

BYTESTRING(numBytes)	String that is <i>numBytes</i> bytes long.
BYTESTRING(R1R2)	String that ranges in size from R1 to R2 bytes.
BITSTRING(numBits)	String that is <i>numBits</i> bits long.
LSTRING(lenBytes)	String with lenBytes header.
NSTRING	Null terminated string.
DNSSTRING	DNS encoded string.
SNMPOID	SNMP Object Identifier.
SNMPSEQUENCE	SNMP Sequence.
SNMPTIMETICKS	SNMP TimeTicks.
COMBO field1 field2	Combination pseudo field.

#### 3.1.2 DISPLAY-HINT "FormatString"

This attribute is for specifying how the value of the FIELD is displayed. The currently supported formats are:

Print as a num byte hexidecimal number.
Print as a num byte decimal number.
Print as a num byte octal number.
Print as a num byte binary number.
Print num bytes in ASCII format.
Print as ASCII text.
Print in hexdump format.

## 3.1.3 LENGTH "Expression"

This attribute defines an expression for determining the FIELD's length. Expressions are arithmetic and can refer to the value of other FIELD's in the packet by adding a  $\$  to the referenced field's name. For example, "( $\$ tcpHeaderLen \*4) – 20" is a valid expression if tcpHeaderLen is another field defined for the current packet.

#### 3.1.4 FLAGS FieldFlags

The attribute defines some special flags for a FIELD. The currently supported FieldFlags are:

SAMELAYER	Display field on the same layer as the previous field.
NOLABEL	Don't display the field name with the value.

NOSHOW	Decode the field but don't display it.
SWAPPED	The integer value is swapped.

#### 3.1.5 ENCAP FieldName [ , FieldName2 ]

This attribute defines how one packet is encapsulated inside another. Which packet is determined by the value of the FieldName field. If no packet is found using FieldName then FieldName2 is tried.

### 3.1.6 LOOKUP LookupType [Filename]

This attribute defines how to lookup the name for a particular FIELD value. The currently supported LookupTypes are:

SERVICE	Use getservbyport().	
HOSTNAME	Use gethostbyaddr().	-
MACADDRESS	Use \$METERFLOW/conf/mac2ip.cf.	
FILE file	Use file to lookup value.	

### 3.1.7 ENCODING EncodingType

This attribute defines how a FIELD is encoded. Currently, the only supported EncodingType is BER (for Basic Encoding Rules defined by ASN.1).

#### 3.1.8 DEFAULT "value"

This attribute defines the default value to be used for this field when generating sample packets of this protocol.

#### 3.1.9 DESCRIPTION "Description"

This attribute defines the description of the FIELD. It is used for informational purposes only.

#### 3.2 GROUP Definitions

The GROUP definition is used to tie several related FIELDs together. The GROUP definition has the following format:

```
Name GROUP
LENGTH "Expression"
OPTIONAL "Condition"
SUMMARIZE "Condition" : "FormatString" [
"Condition" : "FormatString"...]
DESCRIPTION "Description"
::= { Name=FieldOrGroup [ ,
Name=FieldOrGroup...] }
```

Where only the GROUP and ::= lines are required. All the other lines are attribute lines, which define special characteristics for the GROUP. Attribute lines are optional and may appear in any order. Each attribute line is described in detail below:

#### 3.2.1 LENGTH "Expression"

This attribute defines an expression for determining the GROUP's length. Expressions are arithmetic and can refer to the value of other FIELD's in the packet by adding a  $\$  to the referenced field's name. For example, "( $\$ tcpHeaderLen \*4) - 20" is a valid expression if tcpHeaderLen is another field defined for the current packet.

#### 3.2.2 OPTIONAL "Condition"

This attribute defines a condition for determining whether a GROUP is present or not. Valid conditions are defined in the Conditions section below.

# 3.2.3 SUMMARIZE "Condition" : "FormatString" [ "Condition" : "FormatString"... ]

This attribute defines how a GROUP will be displayed in Detail mode. A different format (FormatString) can be specified for each condition (Condition). Valid conditions are defined in the Conditions section below. Any FIELD's value can be referenced within the FormatString by proceeding the FIELD's name with a \$. In addition to FIELD names there are several other special \$ keywords:

Displays the current protocol layer.
Displays the entire GROUP as a table.
Displays the GROUP label.
Displays the <i>field</i> value (use enumerated name if available).
Displays the <i>field</i> value (in raw format).

## 3.2.4 DESCRIPTION "Description"

This attribute defines the description of the GROUP. It is used for informational purposes only.

## 3.2.5 ::= { Name=FieldOrGroup [, Name=FieldOrGroup... ] }

This defines the order of the fields and subgroups within the GROUP.

#### 3.3 PROTOCOL Definitions

The PROTOCOL definition is used to define the order of the FIELDs and GROUPs within the protocol header. The PROTOCOL definition has the following format:

```
Name PROTOCOL

SUMMARIZE "Condition" : "FormatString" [
"Condition" : "FormatString"... ]

DESCRIPTION "Description"

REFERENCE "Reference"

::= { Name=FieldOrGroup [ ,
Name=FieldOrGroup... ] }
```

Where only the PROTOCOL and ::= lines are required. All the other lines are attribute lines, which define special characteristics for the PROTOCOL. Attribute lines are optional and may appear in any order. Each attribute line is described in detail below:

# 3.3.1 SUMMARIZE "Condition" : "FormatString" [ "Condition" : "FormatString"... ]

This attribute defines how a PROTOCOL will be displayed in Summary mode. A different format (FormatString) can be specified for each condition (Condition). Valid conditions are defined in the Conditions section below. Any FIELD's value can be referenced within the FormatString by proceeding the FIELD's name with a \$. In addition to FIELD names there are several other special \$ keywords:

\$LAYER	Displays the current protocol layer.
\$VARBIND	Displays the entire SNMP VarBind list.
\$field	Displays the <i>field</i> value (use enumerated name if available).
\$:field	Displays the <i>field</i> value (in raw format).
\$#field	Counts all occurrences of field.
\$*field	Lists all occurrences of field.

## 3.3.2 DESCRIPTION "Description"

This attribute defines the description of the PROTOCOL. It is used for informational purposes only.

#### 3.3.3 REFERENCE "Reference"

This attribute defines the reference material used to determine the protocol format. It is used for informational purposes only.

# 3.3.4 ::= { Name=FieldOrGroup [ , Name=FieldOrGroup... ] }

This defines the order of the FIELDs and GROUPs within the PROTOCOL.

#### 3.4 FLOW Definitions

The FLOW definition is used to define a network flow by describing where the address, protocol type, and port numbers are in a packet. The FLOW definition has the following format:

```
Name FLOW

HEADER { Option [, Option...] }

DLC-LAYER { Option [, Option...] }

NET-LAYER { Option [, Option...] }

CONNECTION { Option [, Option...] }

PAYLOAD { Option [, Option...] }

CHILDREN { Option [, Option...] }

STATE-BASED

STATES "Definitions"
```

Where only the FLOW line is required. All the other lines are attribute lines, which define special characteristics for the FLOW. Attribute lines are optional and may appear in any order. However, at least one attribute line must be present. Each attribute line is described in detail below:

### 3.4.1 HEADER { Option [, Option...] }

This attribute is used to describe the length of the protocol header. The currently supported Options are:

LENGTH=number	Header is a fixed length of size number.
LENGTH=field	Header is variable length determined by value of field.
IN-WORDS	The units of the header length are in 32-bit words rather than bytes.

## 3.4.2 DLC-LAYER { Option [, Option...] }

If the protocol is a data link layer protocol, this attribute describes it. The currently supported Options are:

DESTINATION=field	Indicates which <i>field</i> is the DLC destination address.
SOURCE=field	Indicates which <i>field</i> is the DLC source address.
PROTOCOL	Indicates this is a data link layer protocol.
TUNNELING	Indicates this is a tunneling protocol.

## 3.4.3 NET-LAYER { Option [, Option...] }

If the protocol is a network layer protocol, then this attribute describes it. The currently supported Options are:

DESTINATION=field	Indicates which <i>field</i> is the network destination address.

SOURCE=field	Indicates which <i>field</i> is the network source address.
TUNNELING	Indicates this is a tunneling protocol.
FRAGMENTATION=type	Indicates this protocol supports fragmentation. There are currently two fragmentation types: IPV4 and IPV6.

## 3.4.4 CONNECTION { Option [, Option...] }

If the protocol is a connection-oriented protocol, then this attribute describes how connections are established and torn down. The currently supported Options are:

IDENTIFIER=field	Indicates the connection identifier field.
CONNECT-START="flag"	Indicates when a connection is being initiated.
CONNECT-COMPLETE="flag"	Indicates when a connection has been established.
DISCONNECT-START="flag"	Indicates when a connection is being torn down.
DISCONNECT-COMPLETE="flag"	Indicates when a connection has been torn down.
INHERITED	Indicates this is a connection-oriented protocol but the parent protocol is where the connection is established.

# 3.4.5 PAYLOAD { Option [, Option...] }

This attribute describes how much of the payload from a packet of this type should be stored for later use during analysis. The currently supported Options are:

INCLUDE-HEADER	Indicates that the protocol header should be included.
LENGTH=number	Indicates how many bytes of the payload should be stored.
DATA=field	Indicates which field contains the payload.

# 3.4.6 CHILDREN { Option [, Option...] }

This attribute describes how children protocols are determined. The currently supported Options are:

DESTINATION=field	Indicates which field is the destination port.	
SOURCE=field	Indicates which field is the source port.	
LLCCHECK=flow	Indicates that if the DESTINATION field is less than 0x05DC then use <i>flow</i> instead of the current flow definition.	

#### 3.4.7 STATE-BASED

This attribute indicates that the flow is a state-based flow.

## 3.4.8 STATES "Definitions"

This attribute describes how children flows of this protocol are determined using states. See the State Definitions section below for how these states are defined.

## 3.5 CONDITIONS

Conditions are used with the OPTIONAL and SUMMARIZE attributes and may consist of the following:

Value1 == Value2	Value1 equals Value2. Works with string values.
Value1 != Value2	Value1 does not equal Value2. Works with string values.
Value1 <= Value2	Value1 is less than or equal to Value2.
Value1 >= Value2	Value1 is greater than or equal to Value2.
Value1 < Value2	Value1 is less than Value2.
Value1 > Value2	Value1 is greater than Value2.
Field m/regex/	Field matches the regular expression regex.

Where *Value1* and *Value2* can be either FIELD references (field names preceded by a \$) or constant values. Note that compound conditional statements (using AND and OR) are not currently supported.

## 3.6 STATE DEFINITIONS

Many applications running over data networks utilize complex methods of classifying traffic through the use of multiple states. State definitions are used for managing and maintaining learned states from traffic derived from the network.

The basic format of a state definition is:

StateName: Operand Parameters [ Operand Parameters...]

The various states of a particular flow are described using the following operands:

### 3.6.1 CHECKCONNECT, operand

Checks for connection. Once connected executes operand.

#### 3.6.2 GOTO state

Goes to state, using the current packet.

#### 3.6.3 NEXT state

Goes to state, using the next packet.

#### 3.6.4 DEFAULT operand

Executes operand when all other operands fail.

#### 3.6.5 CHILD protocol

Jump to child protocol and perform state-based processing (if any) in the child.

## 3.6.6 WAIT numPackets, operand1, operand2

Waits the specified number of packets. Executes *operand1* when the specified number of packets have been received. Executes *operand2* when a packet is received but it is less than the number of specified packets.

# 3.6.7 MATCH 'string' weight offset LF-offset range LF-range, operand

Searches for a string in the packet, executes operand if found.

# 3.6.8 CONSTANT number offset range, operand

Checks for a constant in a packet, executes operand if found.

## 3.6.9 EXTRACTIP offset destination, operand

Extracts an IP address from the packet and then executes operand.

#### 3.6.10 EXTRACTPORT offset destination, operand

Extracts a port number from the packet and then executes operand.

# 3.6.11 CREATEREDIRECTEDFLOW, operand

Creates a redirected flow and then executes operand.

# 4. Example PDL Rules

The following section contains several examples of PDL Rule files.

#### 4.1 Ethernet

The following is an example of the PDL for Ethernet:

```
MacAddress FIELD
                           BYTESTRING (6)
           SYNTAX
           DISPLAY-HINT
                           "1x:"
                           MACADDRESS
           LOOKUP
           DESCRIPTION
                "MAC layer physical address"
etherType FIELD
           SYNTAX
                           INT (16)
                           "1x:"
           DISPLAY-HINT
                          FILE "EtherType.cf"
           LOOKUP
           DESCRIPTION
                "Ethernet type field"
etherData FIELD
                           BYTESTRING (46..1500)
           SYNTAX
           ENCAP
                           etherType
                           "HexDump"
           DISPLAY-HINT
           DESCRIPTION
               "Ethernet data"
           PROTOCOL
ethernet
           DESCRIPTION
               "Protocol format for an Ethernet frame"
           REFERENCE "RFC 894"
::= { MacDest=macAddress, MacSrc=macAddress,
EtherType=etherType,
     Data=etherData }
ethernet
           FLOW
           HEADER { LENGTH=14 }
           DLC-LAYER {
               SOURCE=MacSrc,
               DESTINATION=MacDest,
               TUNNELING,
               PROTOCOL
           CHILDREN { DESTINATION=EtherType, LLC-CHECK=llc }
```

#### 4.2 IP Version 4

Here is an example of the PDL for the IP protocol:

```
ipAddress FIELD
           SYNTAX
                            BYTESTRING (4)
           DISPLAY-HINT ·
                           "ld."
           LOOKUP
                            HOSTNAME
           DESCRIPTION
               "IP address"
ipVersion FIELD
           SYNTAX
                      INT (4)
           DEFAULT
                      " 4 "
ipHeaderLength FIELD
                SYNTAX
                            INT(4)
ipTypeOfService FIELD
                SYNTAX
                            BITSTRING(8) { minCost(1),
                            maxReliability(2), maxThruput(3),
                            minDelay(4) }
ipLength
                FIELD
                SYNTAX
                            UNSIGNED INT (16)
ipFlags
                FIELD
                SYNTAX
                           BITSTRING(3) { moreFrags(0),
dontFrag(1) }
IpFragmentOffset
                      FIELD
                      SYNTAX
                                 INT (13)
ipProtocol FIELD
           SYNTAX
                      INT(8)
           LOOKUP
                      FILE "IpProtocol.cf"
ipData
           FIELD
           SYNTAX
                           BYTESTRING (0..1500)
           ENCAP
                           ipProtocol
           DISPLAY-HINT
                           "HexDump"
ip
     PROTOCOL
     SUMMARIZE
     "$FragmentOffset != 0":
           "IPFragment ID=$Identification
     Offset=$FragmentOffset"
     "Default":
           "IP Protocol=$Protocol"
     DESCRIPTION
         "Protocol format for the Internet Protocol"
     REFERENCE "RFC 791"
::= { Version=ipVersion, HeaderLength=ipHeaderLength,
     TypeOfService=ipTypeOfService, Length=ipLength,
```

```
Identification=UInt16, IpFlags=ipFlags,
      FragmentOffset=ipFragmentOffset, TimeToLive=Int8,
      Protocol=ipProtocol, Checksum=ByteStr2,
      IpSrc=ipAddress, IpDest=ipAddress, Options=ipOptions,
     Fragment=ipFragment, Data=ipData }
ip
     HEADER { LENGTH=HeaderLength, IN-WORDS }
     NET-LAYER {
          SOURCE=IpSrc,
         DESTINATION=IpDest,
         FRAGMENTATION=IPV4,
         TUNNELING
     CHILDREN { DESTINATION=Protocol }
ipFragData FIELD
           SYNTAX
                           BYTESTRING(1..1500)
           LENGTH
                            "ipLength - ipHeaderLength * 4"
           DISPLAY-HINT
                            "HexDump"
ipFragment GROUP
           OPTIONAL
                      "$FragmentOffset != 0"
::= { Data=ipFragData }
ipOptionCode
                FIELD
                SYNTAX
                           INT(8) \{ ipRR(0x07),
ipTimestamp(0x44),
                           ipLSRR(0x83), ipSSRR(0x89) }
                DESCRIPTION
                    "IP option code"
ipOptionLength
                FIELD
                SYNTAX
                           UNSIGNED INT(8)
                DESCRIPTION
                    "Length of IP option"
ipOptionData
                FIELD
                SYNTAX
                                 BYTESTRING (0..1500)
                ENCAP
                                 ipOptionCode
                DISPLAY-HINT
                                 "HexDump"
ipOptions GROUP
          LENGTH
                           "(ipHeaderLength * 4) - 20"
::= { Code=ipOptionCode, Length=ipOptionLength, Pointer=UInt8,
     Data=ipOptionData }
```

#### 4.3 TCP

Here is an example of the PDL for the TCP protocol:

```
tcpPort FIELD
                UNSIGNED INT(16)
     SYNTAX
     LOOKUP
                FILE "TcpPort.cf"
tcpHeaderLen FIELD
     SYNTAX
                INT (4)
tcpFlags FIELD
                BITSTRING(12) { fin(0), syn(1), rst(2), psh(3),
     SYNTAX
                                ack(4), urg(5) }
tcpData FIELD
                BYTESTRING (0..1564)
     SYNTAX
               "($ipLength-($ipHeaderLength*4))-
     LENGTH
($tcpHeaderLen*4)"
     ENCAP
                tcpPort
     DISPLAY-HINT "HexDump"
tcp
     PROTOCOL
     SUMMARIZE
         "Default" :
          "TCP ACK=$Ack WIN=$WindowSize"
     DESCRIPTION
         "Protocol format for the Transmission Control
Protocol"
     REFERENCE "RFC 793"
::= { SrcPort=tcpPort, DestPort=tcpPort, SequenceNum=UInt32,
     Ack=UInt32, HeaderLength=tcpHeaderLen, TcpFlags=tcpFlags,
     WindowSize=UInt16, Checksum=ByteStr2,
     UrgentPointer=UInt16, Options=tcpOptions, Data=tcpData }
tcp
     HEADER { LENGTH=HeaderLength, IN-WORDS }
     CONNECTION {
          IDENTIFIER=SequenceNum,
          CONNECT-START="TcpFlags:1",
          CONNEGT-COMPLETE="TcpFlags: 4",
          DISCONNECT-START="TcpFlags:0",
          DISCONNECT-COMPLETE="TcpFlags: 4"
     PAYLOAD { INCLUDE-HEADER }
     CHILDREN { DESTINATION=DestPort, SOURCE=SrcPort }
tcpOptionKind FIELD
                      UNSIGNED INT(8) { tcpOptEnd(0), tcpNop(1),
           SYNTAX
                           tcpMSS(2), tcpWscale(3),
                           tcpTimestamp(4) }
           DESCRIPTION
               "Type of TCP option"
```

## 4.4 HTTP (with State)

Here is an example of the PDL for the HTTP protocol:

```
httpData FIELD
   SYNTAX BYTESTRING(1..1500)
   LENGTH "($ipLength - ($ipHeaderLength * 4)) - ($tcpHeaderLen
* 4)"
   DISPLAY-HINT "Text"
                NOLABEL
   FLAGS
        PROTOCOL
http
        SUMMARIZE
            "$httpData m/^GET|^HTTP|^HEAD|^POST/" :
                "HTTP $httpData"
            "$httpData m/^[Dd]ate|^[Ss]erver|^[Ll]ast-
[Mm]odified/" :
                "HTTP $httpData"
            "$httpData m/^[Cc]ontent-/" :
                "HTTP $httpData"
            "$httpData m/^<HTML>/" :
                "HTTP [HTML document]"
            "$httpData m/^GIF/" :
                "HTTP [GIF image]"
            "Default" :
                "HTTP [Data]"
        DESCRIPTION
            "Protocol format for HTTP."
::= { Data=httpData }
http FLOW
     HEADER { LENGTH=0 }
     CONNECTION { INHERITED }
     PAYLOAD { INCLUDE-HEADER, DATA=Data, LENGTH=256 }
     STATES
           "SO: CHECKCONNECT, GOTO S1
                DEFAULT NEXT SO
            S1: WAIT 2, GOTO S2, NEXT S1
                DEFAULT NEXT SO
            S2: MATCH
                                     900 0 0 255 0, NEXT S3
                  '\n\r\n'
                                     900 0 0 255 0, NEXT S3
                   '\n\n'
                                50 0 0 127 1, CHILD
                  'POST /tds?'
sybaseWebsql
                  '.hts HTTP/1.0' 50 4 0 127 1, CHILD
sybaseJdbc
                  'jdbc:sybase:Tds' 50 4 0 127 1, CHILD
sybaseTds
                                     500 4 1 255 0, CHILD
                  'PCN-The Poin'
pointcast
                   't: BW-C-'
                                    100 4 1 255 0, CHILD backweb
                  DEFAULT NEXT S3
```

```
S3: MATCH
                  '\n\r\n'
                                    50 0 0 0 0, NEXT S3
                  '\n\n'
                                    50 0 0 0 0, NEXT S3
                  'Content-Type:'
                                   800 0 0 255 0, CHILD mime
                  'PCN-The Poin' 500 4 1 255 0, CHILD
pointcast
                  't: BW-C-'
                                    100 4 1 255 0, CHILD backweb
                  DEFAULT NEXT SO"
sybaseWebsql
               FLOW
               STATE-BASED
sybaseJdbc
               FLOW
               STATE-BASED
sybaseTds
               FLOW
               STATE-BASED
pointcast
               FLOW
               STATE-BASED
backweb
               FLOW
               STATE-BASED
mime
               FLOW
               STATE-BASED
               STATES
                 "S0:
                       MATCH
                   'application' 900 0 0 1 0, CHILD
                mimeApplication
                   'audio'
                                 900 0 0 1 0, CHILD mimeAudio
                   'image'
                                 50 0 0
                                           1 0, CHILD mimeImage
                   'text'
                                 50 0 0
                                           1 0, CHILD mimeText
                                 50 0 0
                   'video'
                                           1 0, CHILD mimeVideo
                                500 4 1 255 0, CHILD
                   'x-world'
              mimeXworld
                DEFAULT GOTO SO"
mimeApplication FLOW
                STATE-BASED
mimeAudio FLOW
           STATE-BASED
           STATES
            "SO: MATCH
                  'basic'
                                     100 0 0 1 0, CHILD
pdBasicAudio
                                     100 0 0 1 0, CHILD pdMidi
                  'midi'
                                     100 0 0 1 0, CHILD
                  'mpeg'
pdMpeg2Audio
                  'vnd.rn-realaudio' 100 0 0 1 0, CHILD
pdRealAudio
                  'wav'
                                     100 0 0 1 0, CHILD pdWav
                  'x-aiff'
                                     100 0 0 1 0, CHILD pdAiff
```

ndMnog2hudio	'x-midi' 'x-mpeg'	100 0 0 1 0, CHILD pdMidi 100 0 0 1 0, CHILD
pdMpeg2Audio	'x-mpgurl'	100 0 0 1 0, CHILD
pdMpeg3Audio	'x-pn-realaudio'	100 0 0 1 0, CHILD
pdRealAudio	'x-wav' DEFAULT GOTO SO"	100 0 0 1 0, CHILD pdWav

mimeImage FLOW

STATE-BASED

mimeText FLOW STATE-BASED

mimeVideo FLOW STATE-BASED

mimeXworld FLOW STATE-BASED

pdBasicAudio FLOW STATE-BASED

pdMidi FLOW STATE-BASED

pdMpeg2Audio FLOW STATE-BASED

pdMpeg3Audio FLOW STATE-BASED

pdRealAudio FLOW STATE-BASED

pdWav FLOW STATE-BASED

pdAiff FLOW STATE-BASED

# 5. Supplemental Products

MeterWorks is supported by an optional Simple Network Management Protocol (SNMP) implementation. Envoy simplifies the process of porting MeterWorks to any platform. The MeterWorks SNMP Method Routines are written to directly interoperate with the Envoy product.

In addition, Envoy is supported by Emissary, Epilogue's optional MIB Compiler product. The MIB Compiler is a tool that greatly simplifies the creation and maintenance of proprietary MIB extensions. *MeterWorks* also takes direct advantage of the Emissary MIB compiler for making changes in the RMON groups that are supported.

Attaché, Epilogue's Portable UDP/IP protocol stack, complements *MeterWorks* and Envoy in environments that do not already provide a protocol stack for use by SNMP. Attaché version 3.0 provides full integration with *MeterWorks* version 4.00 and Envoy version 5.2, and fully implements MIB II (RFC 1213).

# Index

Compiled Protocol Layout5	Statement Types	See Definitions
Protocol Definition Language5		

• Exhibit B9: State-based Sub-Classification Overview (document MFS-State-Classification.pdf) that describes the states of some of the protocols that are supported.

# MeterFlow™ Traffic Classification System

State-based Sub-Classification Overview

Version A0.03



**DRAFT - 03** 



### **NOTICE**

This document contains confidential information proprietary to Technically Elite, Inc.

No part of its content may be used, copied, disclosed or conveyed to any party in any manner without prior written permission of Technically Elite, Inc.

#### Restricted Rights Legend

The programs and information contained herein are licensed only pursuant to a license agreement that contains use, reverse engineering, disclosure and other restrictions; accordingly, it is "Unpublished - all rights reserved under the applicable copyright laws."

Use, duplication or disclosure by the U.S. Government is subject to the restrictions set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Licensed Programs clause at DFARS 52.227-7013.

Copyright © Technically Elite, Inc.

All Rights Reserved.

Printed in the United States of America.

#### Government Use

The Licensed Programs and their documentation were developed at private expense and no part of this is in the public domain.

The Licensed Programs are "Restricted Computer Software" as that term is defined in Clause 52.227-19 of the Federal Acquisition Regulations (FAR) and are "Commercial Computer Software" as that term is defined in Subpart 227.401 of the Department of Defense Federal Acquisition Regulation Supplement (DFARS).

- (i) If the licensed Programs are supplied to the Department of Defense (DoD), the Licensed Programs are classified as "Commercial computer Software" and the Government is acquiring only "restricted rights" in the Licensed Programs and their documentation as that term is defined in Clause 52.227-7013(c)(1) of the DFARS, and
- (ii) If the Licensed Programs are supplied to any unit or agency of the United States Government other than DoD, the Government's rights in the Licensed Programs and their documentation will be defined in Clause 52.227-19(c)(2) of the FAR.

All Technically Elite product names are trademarks or registered trademarks of Technically Elite, Inc. Other product names used in the manual are trademarks or registered trademarks of their respective holders.

Document revision A.03-004, format revision 1.00-000.

#### Technically Elite, Inc.

6330 San Ignacio Ave.

San Jose, CA 95119-1209, USA

Phone: +1.408.574.2300 Fax: +1.408.629.8300

E-mail: mworks@tecelite.com URL: http://www.tecelite.com

# **Contents**

1.	INTRODUCTION	5
2.	PROTOCOL CLASSIFICATION	
2.1	Current Protocol Classifications	
2.2	In-Progress Protocol Classifications	
3.	CURRENT PROTOCOL CLASSIFICATION	
3.1	IP/IPIP/IPIP4 Fragmentation	
3.7		
3.1	1 0000	
3.1		
3.1		
3.2	.4 Planned Developments	
3.2		
3.2 3.2		
3.2 3.2		
3.2		
3.3	2	
	SUNRPC PORTMAPPER	
3.3 3.3		
3.3 3.3	one crassy.cumoris	
3.3		
3.4	2 tallion Developments	
	ORACLE 6/7 TRANSPARENT NETWORK SUBSTRATE (TNS)	
3.4. 3.4.		
3.4. 3.4.	230 0.0009.000.000	
3.4. 3.4.		
3.4. 3.5		
	H.323 VIDEOCONFERENCING	
3.5.	2 00000	
3.5.		
3.5. 3.5.		
3.5. 3.6	- tellinear Developments	17
	HTTP	
3.6.		
3.6. 3.6.	- Charles Gradely Country (1997)	
3.6.		
3.0. 3.7		
,	BACKWEB	22

<i>3.7</i> .	1 Features	2:
3.7.	2 Sub-classifications	
<i>3.7.</i> .		
3.7.		
4. II		
	N-PROGRESS PROTOCOL CLASSIFICATION	
4.1	REAL-TIME STREAMING PROTOCOL (RTSP)	23
4.1.	1 Features	23
4.1.2		
4.1.		
4.2	Novell Service Advertising Protocol (SAP)	26
4.2.1		
4.2.2		
4.2.3		
4.3	MS-Media	
4.3.1		
4.3.2		
4.3.3		
4.4	STREAMWORKS AND VDOLIVE	
4.4.1		
4.4.2		
4.4.3		20

### 1. Introduction

MeterFlow allows for a very rich set of protocol classification and sub-classification in the process of analyzing and interpreting Network Traffic. MeterFlow accomplishes this by combining the maintenance of state information with a robust ability to interpret network data streams.

Without the ability to maintain state, an increasingly large amount of Network Traffic will be misclassified, partially classified, or not classified at all with present traffic analysis and interpretation technologies. Pattern matching parser techniques employed in many such contemporary technologies provide little help here given the growing complexity of today's Network Traffic.

Misclassification is frequent given the practice of using assigned (or otherwise well-known) port/socket numbers as ephemeral ports/sockets. This has become especially noteworthy with the increasing proliferation of Web Browsers and MS WinSock. For example, BackWeb push-technology and Streamworks or VDOLive multimedia clients can use UDP ports that are either assigned to or used as defacto standards by other Network Applications such as Citrix, H.323 Gatekeeper, RealAudio, etc.

Partial classification is a common limitation in traffic analysis when the scope of interpretation is limited to a single packet. For example, one could see TCP Port #1527 referenced in a network packet and know that is was an Oracle TNS Packet. Without having interpreted the initial Oracle TNS protocol exchange spanning multiple packets, one could not have known that it was indeed PeopleSoft running over SQL\*Net running over Oracle TNS.

Another example is of partial classification is simple "IP Fragmentation". Decoding the first fragment of an IP Datagram could easily determine that it further contained NFS over SunRPC over UDP. However, since subsequent fragments do not contain the UDP or SunRPC headers, they cannot be sub-classified for these protocols without having retained state and decoding information from the original (or first) fragment.

The inability to classify is becoming increasingly common as Network Applications use dynamic mechanisms to allocate and assign resources to various applications. There are a number of ways this can happen.

• In many cases, connections are established on a "truly" well-known port/socket of a server. The exchange on this connection serves to negotiate services requested/available and the address/port at which those services can be accessed. A second connection on the allocated/assigned address and port (almost always ephemeral) carries the bulk or volume of the data in the overall Network Session. Without the ability to interpret and analyze "data" in such allocation/assignment protocols connections, the volume traffic on the secondary connections cannot be distinguished from any other "un-interpretable" traffic. Microsoft's Endpoint-Mapper, SunRPC's Portmapper, and Oracle TNS are examples of such protocols.

• In other cases, available services and their locations (addresses and ports/sockets) are periodically announced. Without having interpreted and remembered the content of such announcements, traffic to/from them cannot be classified. Novell SAP and Apple's Name Binding Protocol (NBP) are examples of such announcement-based approaches.

The art of traffic classification becomes further complicated when a multitude of the underlying challenges described above occurs for the same Network Data events. For example, NFS version 1 is transferring one of its typical 32-Kbyte blocks of data in a single IP Datagram and is hence fragmenting it (partial classification scenario). This transfer is occurring on an "ephemeral" UDP port of the server that was allocated via an initial exchange with the SunRPC Portmapper protocol (no classification scenario). Or, even worse, the "ephemeral" UDP port on the server turns out to be the same as one of the defacto standard UDP ports that "RealAudio" uses (mis-classification scenario).

MeterFlow surmounts these challenges to provide accurate and thorough network traffic classification. This document discusses the currently supported and in-progress traffic classification capabilities of MeterFlow. It also presents the how MeterFlow may be extended to support further sub-classifications.

### 2. Protocol Classification

#### 2.1 Current Protocol Classifications

MeterFlow currently includes support for classification and sub-classification of the following protocols, each of which are described in more detail in Section 3.0. Inprogress developments to enhance or extend the sub-classification capabilities for these protocols are also described in Section 3.0.

- 1. IP Fragmentation
- 2. Microsoft Endpoint-Mapper
- 3. SunRPC Portmapper
- 4. Oracle 6/7 Transparent Network Substrate (TNS)
- 5. H.323 Video Conferencing
- 6. HTTP
- 7. BackWeb

### 2.2 In-Progress Protocol Classifications

Several new state-based protocol classification and sub-classification capabilities are under development. These protocols include the following and are described further in Section 4.0.

- 1. Real-Time Streaming Protocol (RTSP)
- 2. Novell Service Advertising Protocol (SAP)
- 3. MS Media
- 4. Streamworks and VDOLive

### 3. Current Protocol Classification

### 3.1 IP/IPIP/IPIP4 Fragmentation

#### 3.1.1 Features

Fragmentation support for the Internet IP protocol is implemented in three MeterFlow sub-engines, each of which supports state maintenance and sub-classification retention for network packet fragments associated with the following protocols:

- 1. IP
- Internet Protocol Version 4 datagram fragments
- 2. IPIP
- IPIP datagram fragments Tunneled over IP
- 3. IPIP4
- IPIP4 datagram fragments Tunneled over IP

Key capabilities of these sub-engines include:

- 1. Tracking fragments for their corresponding protocols
- 2. Passing on 1st fragments through normal decoding and state-based decoding
- 3. Retaining complete 1<sup>st</sup> fragment sub-classification information for datagrams which are not further classified as state based (e.g. NFS Version 2 over UDP on well-known port 2049) and applying this information to all subsequent fragments components.
- 4. Retaining flow references for 1<sup>st</sup> fragment sub-classifications that further classify as state-based (e.g. Oracle TNS over TCP on a redirected, ephemeral port) and updating such flows for all subsequent fragment components.
- 5. Supporting concurrent fragmentation of data across multiple layers of Tunneling (e.g. IPIP4 fragments contained in IP fragments).

#### 3.1.2 Sub-classifications

These sub-engines don't really "classify" or "sub-classify" underlying protocols contained in fragments beyond that normally done by the standard IP Version 4 decoding of the "protocol type". They do however retain "sub-classification" information or flow references as described above in Section 3.1.1.

#### 3.1.3 Extensibility

By the nature of their scope, these sub-engines are not extensible beyond that which may be applied to standard IP Version 4 decoding with respect to the addition of new "Protocol Types".

#### 3.1.4 Planned Developments

The "Internet Fragmentation Sub-Engines" will eventually add support for IP Version 6.

### 3.2 Microsoft Endpoint-Mapper

#### 3.2.1 Features

The Microsoft Endpoint-Mapper actually supports the Endpoint-Mapper protocol defined by the "Distributed Computing Environment (DCE) 1.1 – Remote Procedure Call" specification. The key node point in the protocol directory for this protocol, and related applications determined by its mappings, is "endpoint-mapper".

Key capabilities of this sub-engine include:

- 1. Tracking connections to and exchange within the well-known Endpoint-Mapper.
- 2. Distinguishing such "mapping" traffic from traffic on application connections subsequently "mapped".
- 3. Detecting assignments of server application access assignments to various hosts and/or ports and creating sub-classifications for these access points.
- 4. When traffic to these access points is seen, it will be classified
  - a) By the appropriate application under "endpoint-mapper", if the server application identifier in the mapping exchange is a **known** sub-application.
  - b) Minimally as "endpoint-mapper", if the server application is unknown.
- 5. Allowing **known** sub-applications to be specified with respect to flow reporting with two levels of identification
  - a) Level 1 Endpoint Mapped "Application Group"
  - b) Level 2 Sub-application within the Application Group
- 6. Supporting the "connection-oriented" mode of Endpoint-Mapper operations.

#### 3.2.2 Sub-classifications

Sub-classifications under "endpoint-mapper" include the following in both the "tcp" and "udp" protocol subtrees:

#### 3.2.3 Extensibility

New Sub-classifications are easily added as new entries in the DCE RPC Sub-Engine's "Sub-Protocol Info" table, if the <u>Universally Unique IDs (UUIDs)</u> of the corresponding applications are known.

#### 3.2.4 Planned Developments

Certainly there are more applications out there other than MS-EXCHANGE using DCE-RPC (also known as MS-RPC or Microsoft RPC since Microsoft adopted this RPC standard as opposed to SunRPC). As more notable applications are identified along with their assigned UUIDs, they will be added to the MeterFlow implementation.

Microsoft Exchange under the UDP instance of "endpoint-mapper" probably isn't really a valid possibility. Accordingly, it will probably be removed from this instance.

Support for the "connection-less" mode of Endpoint Mapper operation could become a candidate for implementation when and if it can be determined that someone is indeed using it in the real world.

### 3.3 SunRPC Portmapper

#### 3.3.1 Features

The SunRPC Portmapper protocol is defined by the "RPC: Remote Procedure Call Specification Version 2 (RFC 1831)" standard. The key node point in the protocol directory for this protocol, and related applications determined by its mappings, is "sunrpc".

Key capabilities of this sub-engine include:

- 1. Tracking exchanges with the well-known SunRPC Portmapper.
- 2. Distinguishing such "mapping" traffic from traffic on application connections subsequently "mapped".
- 3. Detecting assignments of server application access assignments to various hosts and/or ports and creating sub-classifications for these access points.
- 4. When traffic to these access points is seen, it will be classified
  - (a) By the appropriate application under "sunrpc", if the server application identifier in the mapping exchange is a **known** sub-application.
  - (b) Minimally as "sunrpc", if the server application is unknown.
- 5. Allowing known sub-applications to be specified with respect to flow reporting with a single levels of identification
  - (a) Level 1 Portmapped "Application"

#### 3.3.2 Sub-classifications

Sub-classifications under "sunrpc" include the following in both the "tcp" and "udp" protocol subtrees:

sunrpc	→ portmapper	(SunRPC - Port Mapping)
	→ rstat	(remote statistics)
	$\rightarrow nfs$	(network file service)
	→ ypserv	(yellow pages – server)
	→ ypbind	(yellow pages – bindings)
	→ ypupdated	(yellow pages – update daemon)
	$\rightarrow$ ypxferd	(yellow pages – transfer daemon)
	→ mount	(remote file system mount)
	→ 3270-mapper	(3270 terminal session mapper)
	→ rje-mapper	(remote job entry session mapper)
•	→ nis	(next generation yellow pages)
	→ pcnfsd	(pcNFS daemon)

#### 3.3.3 Extensibility

New Sub-classifications are easily added as new entries in the SunRPC Sub-Engine's "Sub-Protocol Info" table, if the SunRPC Program Number of the corresponding applications are known.

#### 3.3.4 Planned Developments

Certainly there are still other applications using SunRPC. As more notable applications are identified along with their assigned SunRPC Program Numbers, they will be added to the MeterFlow implementation.

Enhancement of the SunRPC Sub-Engine to additionally support SET, UNSET, DUMP, and/or CALLIT SunRPC Portmapper primitives could become a candidate for implementation when and if it can be determined that someone is indeed using them in the real world.

Improved understanding of whether the supported SunRPC sub-applications run over just UDP or TCP will enable the "sunrpc" sub-classifications to be more accurately categorized with respect to the protocol it actually runs over. For example, "portmapper", "nfs", and "pcnfsd" all operate only over UDP. Accordingly, their presence in the TCP subtree for "sunrpc" is unnecessary.

### 3.4 Oracle 6/7 Transparent Network Substrate (TNS)

#### 3.4.1 Features

The Transparent Network Substrate (TNS) protocol is defined by Oracle Corporation and is used as the underlying networks access framework for its Oracle Version 6 and Oracle Version 7 database product offerings. The key node points in the protocol directory for this protocol and applications determined by its mappings are "oracl-tns", "oracl-tns2", "oracl-tns-srv". These three node points reflect the three different "well-known" ports that serve to support initial access to Oracle TNS on Oracle Database servers. The first is a defacto, Oracle standard use. The next two access points (TCP ports) are assigned to Oracle by IANA.

Key capabilities of this sub-engine include:

- 1. Tracking connections to and exchanges in well-known Oracle TNS port traffic.
- 2. Learning the client application attempting to access the Oracle Database (e.g. PeopleSoft, Oracle Forms, etc.) to further classify traffic on the well-known Oracle TNS connections.
- 3. Detecting "redirections" of connections to various hosts and/or ports and creating sub-classifications for these access points. Such "redirections" inherit the sub-classifications of the initial connections to the well-known Oracle TNS service.
- 4. When traffic to these access points is seen or when TNS sessions are "accepted" on the well-know TNS service port, it will be classified
  - (a) By the appropriate client application under "oracle-tns" (or "oracl-tns2" or "oracl-tns-srv), if the client application identifier is a known sub-application.
  - (b) Minimally as "oracle-tns" (or "oracl-tns2" or "oracl-tns-srv), if the server application is unknown.
- 5. Allowing known sub-applications to be specified with respect to flow reporting with two levels of identification
  - (a) Level 1 Oracle client's "Application Group"
  - (b) Level 2 Sub-application within the Application Group

#### 3.4.2 Sub-classifications

Sub-classifications under "oracle-tns" include the following in the "tcp" subtree. Note that the same sub-classification occurs under the "oracl-tns2" and "oracl-tns-srv" nodes as well.

ovacla tun	A	0.6
oracle-tns	$\rightarrow$ ms-odbc	(Microsoft ODBC)
	→ ms-ole	(Microsoft OLE)
	→ oracle-sqlplus	(Oracle SQLPlus)
	→ oracle-forms	(Oracle FORMS)
	→ peoplesoft	(PeopleSoft)

#### 3.4.3 Extensibility

New Sub-classifications are easily added as new entries in the Oracle TNS Sub-Engine's "Sub-Protocol Info" table, if the Program Names (or names of the client programs' executables) of the corresponding client applications are known.

#### 3.4.4 Planned Developments

Further sub-classification of "PeopleSoft" is highly desired. Namely, breaking "peoplesoft" down into component applications.

Certainly there are still other native, client applications using Oracle TNS. As more notable applications are identified along with their assigned Program/Executable Names, they will be added to the MeterFlow implementation.

"SAP R/3" and "Baan", in particular, are high priority applications to establish such additional support for.

A major enhancement to the Oracle TNS sub-engine will be to further build upon the application sub-classification capabilities presently supported. This will allow the sub-engine to further delve into the SQL\*Net content to determine the actual client applications riding atop 4GL tools (such as Oracle FORMs) and access APIs (such as MS ODBC, and MS OLE).

The three Oracle TNS subtrees ("oracle-tns", "oracl-tns2", and "oracl-tns-srv) will most likely be consolidated under a single subtree under TCP ("oracle-tns").

### 3.5 H.323 Videoconferencing

#### 3.5.1 Features

H.323 is an umbrella standard published by the International Telecommunication Union (ITU, formerly CCITT) for videoconferencing. H.323 entails one of the most complicated traffic classification challenges of today's networking protocols. This arises form its inherent multi-tier connection/data-stream architecture.

In H.323, connections are initially established on a well-known service port. The Q.931 protocol is used on this "H.323 Call Setup" connection to set-up a second connection on an ephemeral port. The second "H.323 Call Control" connection uses the H.245 protocol to negotiate audio and video capabilities (codecs) as well as to further set-up RTP/RTCP audio and video data streams over ephemeral UDP ports.

Key capabilities of this sub-engine include:

- 1. Tracking connections to and exchanges on well-known <u>H.323-host-call</u> port (Q.931 protocol) traffic.
- 2. Detecting assignments of H.245 access points to various hosts and/or ports and creating H.245 sub-classifications for these access points.
- 3. Tracking connections to and exchanges with such assigned H.245 access points.
- 4. Detecting the assignment of RTP/RTCP audio and video, UDP datastreams access points as well as the audio and video "codecs" negotiated for use on them and creating RTP/RTCP sub-classifications for these access points.
- 5. When traffic to these RTP/RTCP access points are seen it will be classified
  - (a) By the appropriate "codec" under "rtp", if the negotiated codec is a known audio/video stream type.
  - (b) Minimally as "rtp", if the negotiated codec is unknown.
- 6. Allowing known sub-applications (audio/video datastreams) to be specified with respect to flow reporting with three levels of identification
  - (a) Level 1 Datastream Class (e.g. audio, video, other...)
  - (b) Level 2 Datastream Type within the Datastream Class
  - (c) Level 3 Datastream Sub-Type within the Datastream Type
- 7. Supporting the Q.931 "normal mode" of operation for "H.323 Call Setup connections".

#### 3.5.2 Sub-classifications

"H.323 Call Setup" Sub-classifications under "h323-host-call" include the following in the "tcp" subtree.

h323-host-call 
$$\rightarrow$$
 q931 (H.323 Call Setup)  
 $\rightarrow$  q931-fast-start (H.323 Combined Setup and Control)

"H.323 Call Control" Sub-classifications under "h323-host-control" include the following in the "tcp" subtree.

h323-host-control  $\rightarrow h245$  (H.323 Call Control)

Audio and video datastream Sub-classifications under "RTP/RTCP" include the following in the "udp" subtree.

RTCP 
$$\rightarrow$$
 (Audio/Video Stream Control sub-channel)

RTP  $\rightarrow$  audio  $\rightarrow$  G.711 (Audio Transfer sub-channel)

 $\rightarrow$  G.722

 $\rightarrow$  G.728

 $\rightarrow$  G.729

 $\rightarrow$  MPEG1-audio

 $\rightarrow$  G.723

 $\rightarrow$  GSM

 $\rightarrow$  video  $\rightarrow$  H.261  $\rightarrow$  QCIF

 $\rightarrow$  CIF

 $\rightarrow$  H.263  $\rightarrow$  SQCIF

 $\rightarrow$  QCIF

 $\rightarrow$  CIF

 $\rightarrow$  4CIF

 $\rightarrow$  4CIF

 $\rightarrow$  MRV

Standards for the audio stream sub-classifications indicated above are:

- G.711 64 Kbps, 8K samples/sec, 8-bit companded PCM (A-law or μ-law), high quality, low complexity. Required for H.320 and H.323.
- G.722 ADPCM audio encode/decode (64 kbit/s, 7 kHz).
- G.723 Speech coder at 6.3 and 5.3 Kbps data rate. Medium complexity. Required for H.324; Optional for H.323.
- G.728 16 Kbps, LD-CELP, high quality speech coder, very high complexity. Optional for H.320 and H.323.
- G.729 8Kbps, LD-CELP, high quality speech coder, medium complexity. G.DSVD is an interoperable subset.
- GSM Group Special Mobile -- European telephony standard, not ITU. Used by ProShare Video Conferencing software versions 1.0-1.8. 13Kbps, medium quality for voice only, low complexity.

Standards for the video stream sub-classifications indicated above are:

- H.261 Supports 352x288 (CIF or FCIF) and 176x144 (QCIF). DCT-based algorithm tuned for 2B to 6B ISDN communication. Required for H.320, H.323, and H.324.
- H.263 Much-improved derivative of H.261, tuned for POTS data rates. Mostly aimed at QCIF and Sub-QCIF (128x96 -- SQCIF). Optional for H.323 and H.324, although industry is focusing on it for POTS. Being added as an option to H.261.
- MRV Intel Indeo® video compression technology tuned for ISDN and LAN data rates.

#### 3.5.3 Extensibility

New Sub-classifications are easily added as new entries in the H.323 Sub-Engine's "Sub-Protocol Info" table, if the <u>Audio/Video Capability Identifiers</u> of the corresponding audio/video datastream are known.

#### 3.5.4 Planned Developments

There are still more audio/video datastream formats. As others are identified along with their assigned capability identifiers, they will be added to the MeterFlow implementation.

There is a mode of H.323 operation defined called "Q.931 Fast Start". In this mode, "H.323 Call Control" operations (normally performed under their own H.245 connection) are piggybacked over Q.931 in the "H.323 Call Setup" connection. The use of this mode of operation has historically been rare and infrequent in contemporary videoconferencing products. The H.323 sub-engine will be enhanced to support this mode of operation.

#### **3.6 HTTP**

#### 3.6.1 Features

The HTTP Protocol is the basis of common, present-day Web Browsers and has become a fundamental transport mechanism for many Internet applications. HTTP operates over TCP connections. Traditional/typical use of HTTP involves the establishment/tear-down of an individual HTTP connection for each element of exchange in a given user session activity (e.g. a web page will involve many TCP connections to effect the transfer of the various components of the activity).

There are two ways to distinguish the nature of the application information involved in an HTTP exchange.

- 1. HTTP content type
- 2. Interpretation of various fields in the HTTP data

Key capabilities of this sub-engine include:

- 1. Tracking connections to and exchanges in well-known HTTP Port traffic.
- 2. Learning the nature of the application data being transferred or accessed to further classify traffic on such well-known HTTP connections.
- 3. Learning the nature of the application by virtue of analyzing selected HTTP fields.
- 4. Allowing known sub-applications to be specified with respect to flow reporting with two levels of identification
  - (a) Level 1 HTTP sub-application group (e.g. database, application, video, etc...)
  - (b) Level 2 sub-application within the sub-application group
- 5. Classifying HTTP traffic
  - (a) By the appropriate sub-application within the sub-application group, if the sub-application identifier is **known**.
  - (b) Minimally by the sub-application group, if the negotiated sub-application identifier is unknown.

#### 3.6.2 Sub-classifications

Sub-classifications under "www-http" include the following in the "tcp" subtree. Note that the same sub-classification occurs under the "alternate-http" node as well.

www-http → database → sybase-web-sql → sybase-tunneled-tds → jdbc → odbc-bridge → ibm-db2 → gupta-jdbc → sybase-jdbc → application → pointcast → backweb → datawindow → edi-content → edi-x12 → edifact → excel → macbinhex40 → mp3 → mspowerpoint → msword → news-message-id → news-transmission → octet-stream → oda  $\rightarrow pdf$ → postscript → powerbuilder → quattro-pro  $\rightarrow rtf$ → sgml → vnd-framemaker → vnd-lotus-1-2-3 → vnd-lotus-approach → vnd-lotus-freelance > vnd-lotus-organizer → vnd-lotus-wordpro → vnd-mif → vnd-ms-excel → vnd-ms-powerpoint > vnd-ms-project → vnd-ms-word → vnd-werbuilder → vnd-rn-realplyer → vnd-visio → wordperfect → x-bcpio → x-compress → x-cpio  $\rightarrow x$ -csh → x-director → x-dvi → x-gtar → x-gzip → x-javascript → x-latex > x-lotus-notes → x-macbinary  $\rightarrow x$ -mif → x-pncmd → x-pn-realaudio → x-powerpoint → x-sh → x-stuffit → x-tar > x-tcl

```
www-http \rightarrow application \rightarrow x-tex
                               → x-troff
(cont.)
               (cont.)
                               → x-ustar
                               → x-zip-compressed
                               \rightarrow xpp5
                               → zip-archive
                               → x-netcdf
            → audio
                               → basic
                               → midi
                               → mpeg
                               → vnd-rn-realaudio
                               → wav
                               → x-aiff
                               → x-midi
                               → x-mpeg
                               → x-mpgurl
                               → x-pn-realaudio
                               → x-wav
             → image
                               \rightarrow cgm
                               \rightarrow g3fax
                               → gif
→ ief
                               → jpeg
                               → pici
                               → png
→ tiff
                               → vnd-rn-realflash
                               → vnd-rn-realpix
                               \rightarrow x-bitmap
                               \rightarrow x-pixmap
                               → x-quicktime
                               → x-windowdump
                               \rightarrow x-xbm
             \rightarrow text
                               > enriched
                               \rightarrow html
                               → plain
                               → richtext
                               \rightarrow sgml
                               → tab-separated-value
                               → vnd-rn-text
                                → css
             → video
                               → avi
                               \rightarrow mpeg
                                → msvideo
                                → ms-video
                               → quicktime
                                → vnd-rn-realvideo
                                → vnd-vivo
                                \rightarrow x-ls-asf
                                \rightarrow x-ls-asx
                               → x-mpeg
                                → x-ms-asf
                                → x-ms-asx
                                → x-msvideo
                                → x-sgi-movie
             \rightarrow x-world
                               \rightarrow x-vrml
```

#### 3.6.3 Extensibility

New Sub-classifications require much more thought and analysis when being added to HTTP. This arises from the following factors:

- 1. HTTP is a "text" based protocol
- 2. To support "minimum" execution overhead, when searching the HTTP Sub-Engine's "Sub-Protocol Info" database, a rather robust set of sequentially indexed, look-aside tables are employed.
  - (a) The challenge here is to take a string from an HTTP packet (e.g. Content Type) and match it with any one of approximately 110+ well known (as is the case with Content Type)
  - (b) And to do so within an embedded environment that is trying to keep up with the network packet rate at line speed.
  - (c) The supported search mechanism can identify a single match candidate sub-string by looking at typically no more than 3 to 5 characters of the sub-string from the HTTP packet.
- 3. Adding a sub-classification to the HTTP "Sub-Protocol Info" Database is simply a matter of adding a new entry if the "Content Type" or "JDBC URL Component" is known.
- 4. Updating and/or extending the "look-aside" tables requires extreme caution and accuracy.

Extensibility for this sub-engine will be tremendously improved when the PDL compiler is incorporated for this sub-engine.

#### 3.6.4 Planned Developments

New "Content Types" are springing up almost every week. As new applications are identified along with their designated Content Types, they will be added to the MeterFlow implementation.

WebNFS from Sun Microsystems, Inc. tunnels NFS file access over HTTP and is a clear candidate for inclusion into this sub-engine.

There are many other JDBC packages from various database manufactures and technology suppliers that are integrated with WWW. Oracle's being the most noted at this time. As more are identified along with their designated JDBC URL Selectors, they will be added to the MeterFlow implementation.

#### 3.7 BackWeb

#### 3.7.1 Features

BackWeb (BackWeb Technologies, Inc.) is a news/broadcast application. It may be configured to operate in either of 2 modes:

- a) HTTP only (see Section 3.6 above)
- b) UDP for access to BackWeb Servers & HTTP to access to 3<sup>rd</sup> party channels (polite mode)

BackWeb operates over UDP in what it calls its "Polite Client" mode. In this mode, BackWeb has an unusual mechanism of exchange that makes traffic in one direction very easy to see (well-known), but difficult to classify in the other direction.

The BackWeb sub-engine has been implemented specifically for BackWeb's UDP (Polite Mode) access protocol.

Key capabilities of this sub-engine include:

- 1. Tracking exchanges with BackWeb Servers in well-known BackWeb Server port traffic.
- 2. Remembering the access points of traffic from BackWeb Clients and creating subclassifications for these access points.
- 3. When traffic to these access points are seen, it will be classified
  - (a) as "backweb"

#### 3.7.2 Sub-classifications

BackWeb (Polite Mode) traffic is classified as "backweb" in the "udp" subtree. No further sub-classifications for BackWeb are supported.

#### 3.7.3 Extensibility

There are no known Sub-Classifications to be supported for BackWeb at this time.

#### 3.7.4 Planned Developments

No further development efforts are currently planned for the BackWeb sub-engine.

## 4. In-Progress Protocol Classification

### 4.1 Real-Time Streaming Protocol (RTSP)

#### 4.1.1 Features

The "Real-Time Streaming Protocol" is defined in RFC 2326. Like HTTP it is a "text" based protocol. Unlike HTTP, its principle purpose is to enable the controlled, on-demand delivery of real-time data, such as audio and video.

In function it acts similar to H.323's "Call Setup" and "Call Control" services, however, in a single connection on a well-known port. Ultimately, it serves to set up RTP/RTCP datastreams over UDP.

Key capabilities of this sub-engine include:

- 1. Tracking exchanges with the well-known RTSP server.
- 2. Detecting the assignment of RTP/RTCP audio and video, UDP datastreams access points as well as the audio and video "codecs" negotiated for use on them and creating RTP/RTCP sub-classifications for these access points.
- 3. When traffic to these RTP/RTCP access points are seen it will be classified
  - (a) By the appropriate "codec" under "rtp", if the negotiated codec is a known audio/video stream type.
  - (b) Minimally as "rtp", if the negotiated codec is unknown.
- 4. Allowing known sub-applications (audio/video datastreams) to be specified with respect to flow reporting with three levels of identification
  - (a) Level 1 Datastream Class (e.g. audio, video, other...)
  - (b) Level 2 Datastream Type within the Datastream Class
  - (a) Level 3 Datastream Sub-Type within the Datastream Type

#### 4.1.2 Sub-classifications

RTSP traffic will be classified as "rtsp" in the "tcp" subtree. No further subclassifications for RTSP are supported.

NEW Audio and video datastream Sub-classifications under "RTP" will include the following in the "udp" subtree.

RTP	→ audio		(Audio Transfer sub-channel)
	→ video	→ CelB   → JPEG   → MPV   → MP2T   → nv	(Video Transfer sub-channel)

Standards for the audio stream sub-classifications indicated above are:

- 1016 frame based encoding using code-excited linear prediction (CELP) and is specified in Federal Standard FED-STD 1016
- DVI4 IMA ADPCM wave type, "IMA Recommended Practices for Enhancing Digital Audio Compatibility in Multimedia Systems (version 3.0)"
- L8 L8 denotes linear audio data, using 8-bits of precision with an offset of 128, that is, the most negative signal is encoded as zero.
- L16 L16 denotes uncompressed audio data, using 16-bit signed representation with 65535 equally divided steps between minimum and maximum signal level, ranging from -32768 to 32767. The value is represented in two's complement notation and network byte order.
- LPC LPC designates an experimental linear predictive encoding contributed by Ron Frederick, Xerox PARC, which is based on an implementation written by Ron Zuckerman, Motorola, posted to the Usenet group comp.dsp on June 26, 1992.
- MPA MPA denotes MPEG-I or MPEG-II audio encapsulated as elementary streams. The encoding is defined in ISO standards ISO/IEC 11172-3 and 13818-3. The encapsulation is specified in work in progress.
- VDVI VDVI is a variable-rate version of DVI4, yielding speech bit rates of between 10 and 25 kb/s. It is specified for single-channel operation only.

AIFF-c - Apple Computer, "Audio interchange file format AIFF-C," Aug. 1991. (also ftp://ftp.sgi.com/sgi/aiff-c.9.26.91.ps.Z).

Standards for the video stream sub-classifications indicated above are:

- CelB The CELL-B encoding is a proprietary encoding proposed by Sun Microsystems. "RTP payload format of CellB video encoding," Work in Progress, Internet Engineering Task Force, Aug. 1995.
- JPEG The encoding is specified in ISO Standards 10918-1 and 10918-2.
- MPV Designates the use MPEG-I and MPEG-II video encoding elementary streams as specified in ISO Standards ISO/IEC 11172 and 13818-2, respectively.
- MP2T MP2T designates the use of MPEG-II transport streams, for either audio or video.
- nv The encoding is implemented in the program 'nv', version 4, developed at Xerox PARC

#### 4.1.3 Extensibility

New Sub-classifications will easily added as new entries in the RTSP Sub-Engine's "Sub-Protocol Info" table, if the <u>Payload Types</u> of the corresponding audio/video stream are known.

### 4.2 Novell Service Advertising Protocol (SAP)

#### 4.2.1 Features

The Novell Service Advertising Protocol (SAP) is a protocol similar in nature to the "SUN RPC Portmapper" protocol. It is used to support the dynamic management and locating of "services" with regards to their locations (network addresses) and port assignments.

SAP uses a completely different protocol than the SUN RPC protocol Portmapper. Also, a fundamental difference from Sun RPC is that SAP periodically broadcasts services that are in it's advertising database.

Key capabilities of this sub-engine include:

- 1. Tracking SAP announcements periodically broadcast by Novell Netware servers.
- 2. Distinguishing such "announcement" traffic from traffic on application connections subsequently "mapped".
- 3. Detecting assignments of server application access assignments to various hosts and/or sockets and creating sub-classifications for these access points.
- 4. When traffic to these access points is seen, it will be classified
  - (a) By the appropriate application under "nov-sap", if the server application identifier in the announcement is a **known** sub-application.
  - (b) Minimally as "nov-sap", if the server application is unknown.
- 5. Allowing known sub-applications to be specified with respect to flow reporting with a single levels of identification
  - (a) Level 1 SAP Mapped "Application Group"
  - (b) Level 2 Sub-application within the Application Group

#### 4.2.2 Sub-classifications

Sub-classifications under "nov-sap" will include the following in the "ipx.nov-pep" subtree.

nov-sap → announce  → ms-exchange  → sybase_sqlany  → sybase_sqlenterprise  → gupta-sqlbase  → ms-sna-server  → ms-sql-server  → citrix-app-server-nt  → hp-laserjet  → advertising-print-svr  → netware-sql-server	(Novell SAP Announcements) (Microsoft Exchange) (Sybase SQL Anywhere) (Sybase SQL Enterprise) (Gupta SQLBase) (Microsoft SNA Server) (Microsoft SQL Server) (Citrix Application Server) (Citrix Application Server for NT) (HP Laserjet Printer) (Advertising Print Server) (Novell Netware SQL Server)
	, ,

#### 4.2.3 Extensibility

New Sub-classifications will easily added as new entries in the Novell SAP Sub-Engine's "Sub-Protocol Info" table, if the <u>SAP IDs</u> of the corresponding application are known.

#### 4.3 MS-Media

#### 4.3.1 Features

MS-Media is a audio/video streaming, multimedia application (similar to RealAudio) from Microsoft. MS-Media may be configured to operate over UDP when transferring its payload. In this configuration, MS-Media has an unusual mechanism to allocate UDP resources for this purpose via an initial TCP connection.

The MS-Media sub-engine will be implemented specifically for MS-Media's access protocol.

Key capabilities of this sub-engine include:

- 1. Tracking connections to and exchanges in well-known MS-Media port traffic.
- 2. Detecting assignments of UDP access points to various hosts and/or ports and creating MS-Media sub-classifications for these access points.
- 3. When traffic to these access points are seen, it will be classified
  - (a) as "ms-media"

#### 4.3.2 Sub-classifications

Such MS-Media traffic will be classified as "ms-media" in the "udp" subtree. No further sub-classifications for MS-Media will be initially supported.

#### 4.3.3 Extensibility

Sub-Classification is beyond the initial scope of the MS-Media sub-engine. Eventually, the sub-engine will be able to sub-classify the types of payloads being transferred.

#### 4.4 Streamworks and VDOLive

#### 4.4.1 Features

Streamworks and VDOLive are multi-media, streaming applications which transfer their payloads over UDP.

Like BackWeb, Streamworks and VDOLive employ unusual mechanisms of exchange that makes traffic one direction very easy to see (well-known), but difficult to classify in the other direction.

The BackWeb sub-engine will be expanded to further support Streamworks and VDOLive classification.

For a description of the key capabilities of the sub-engine, see Section 3.7:

#### 4.4.2 Sub-classifications

Streamworks and VDOLive traffic is classified as "streamworks-xing-mpeg" and "vdolive" in the "udp" subtree; respectively. No further sub-classifications for these protocols will be supported.

#### 4.4.3 Extensibility

Sub-Classification is beyond the initial scope Streamworks and VDOLive. Eventually, the sub-engine will be able to sub-classify the types of payloads being transferred.